US20040089872A1 - Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices - Google Patents

Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices Download PDF

Info

Publication number
US20040089872A1
US20040089872A1 US10/700,303 US70030303A US2004089872A1 US 20040089872 A1 US20040089872 A1 US 20040089872A1 US 70030303 A US70030303 A US 70030303A US 2004089872 A1 US2004089872 A1 US 2004089872A1
Authority
US
United States
Prior art keywords
mount
sub
silicon
layer
single wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/700,303
Inventor
Adam Whitworth
Faraj Sherrima
Ashok Chalaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/700,303 priority Critical patent/US20040089872A1/en
Assigned to SILICON VALLEY BANK reassignment SILICON VALLEY BANK SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CALIFORNIA MICRO DEVICES CORPORATION
Publication of US20040089872A1 publication Critical patent/US20040089872A1/en
Assigned to CALIFORNIA MICRO DEVICES CORPORATION reassignment CALIFORNIA MICRO DEVICES CORPORATION RELEASE Assignors: SILICON VALLEY BANK
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • H01L25/167—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12035—Zener diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the sub-mount LED arrangement 200 of FIG. 2 while providing ESD protection (by way of the Zener diodes) has several disadvantages. Unlike the more conventional LED arrangement shown in FIG. 1, the sub-mount LED requires two wire bonds. This adds to manufacturing costs and can adversely impact reliability. Further, if a voltage is applied in a reverse direction (i.e. reverse to that “forward direction” which would cause the LED to illuminate) there is only a 0.6 voltage drop due to the forward biasing of one of the Zener diodes. If a user connects the LED backwards (i.e. with the opposite polarity) to a low-impedance voltage source, the arrangement will consume a huge amount of current, heat-up and likely burn out.
  • Solder bumps 415 a and 415 b are disposed over interconnect layer 416 .
  • Layers of copper and nickel (or nickel composite) may interpose the pure aluminum 416 a surface of interconnect layer 416 and solder bumps 415 .
  • a detailed view of the region between solder bumps 415 a and 415 b and the interconnect layer 416 is shown in FIG. 7 and described in the accompanying text below.
  • Ohmic contacts 418 a and 418 b are formed into the silicon substrate 430 below the interconnect layer 416 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Led Device Packages (AREA)

Abstract

An apparatus consisting of a single wire bond silicon sub-mount used to make an LED device which also has built-in ESD protection in the sub-mount. The single wire bond silicon sub-mount uses a pass-through interconnection between the topside of the sub-mount and the underside so that the LED chip mounted thereon is electrically coupled through the sub-mount to the anode.

Description

    BACKGROUND
  • This is a continuation of U.S. application Ser. No. 10/228,728 filed Aug. 26, 2002. [0001]
  • 1. Field of the Invention [0002]
  • The invention is generally related to LED devices. More particularly, the invention is related to the design of silicon sub-mount LED devices. [0003]
  • 2. Related Art [0004]
  • Conventional LED (Light Emitting Diode) devices such as the [0005] LED device 100 pictured in FIG. 1 are encapsulated by a clear and/or translucent plastic with two protruding metal contacts. One of these contacts is called the anode while the other is the cathode. The back of the LED die is attached (using conductive solder) to one metal contact while a wire bond is used to complete the electrical circuit therein by attaching to the other metal contact. One disadvantage of this typical LED arrangement is that there is no built-in protection for Electro-Static Discharge (ESD) but is cheap to manufacture.
  • In recent vogue have been “silicon sub-mount” based LED arrangements. One [0006] such arrangement 200 is illustrated in FIG. 2. The sub-mount has a topside to which a vendor's LED chip can be attached. The sub-mount has electrical connectors such as solder bumps which are exposed on its topside. These connectors electrically couple the LED chip's anode and cathode. The sub-mount is placed upon the cathode. The sub-mount, on its underside, has one connection connected to the lead frame. This underside connection cannot be electrically insulated from the lead frame since there is a need to dissipate heat generated by the LED chip. The sub-mount is wire-bonded to the lead-frame by way of two wire bonds, one coupling to the anode, and the other coupling to the cathode. In this arrangement, the silicon sub-mount includes two back-to-back Zener diodes (well-known in the art) which provide ESD protection. The Zener diodes' cathodes connect to the anode and cathode of the lead frame and the Zener diodes' common anodes connect to the underside of the sub-mount. Again, the entire sub-mount and LED chip assembly along with the two wire bonds are encapsulated in a similar fashion to the more conventional LED described above.
  • The [0007] sub-mount LED arrangement 200 of FIG. 2 while providing ESD protection (by way of the Zener diodes) has several disadvantages. Unlike the more conventional LED arrangement shown in FIG. 1, the sub-mount LED requires two wire bonds. This adds to manufacturing costs and can adversely impact reliability. Further, if a voltage is applied in a reverse direction (i.e. reverse to that “forward direction” which would cause the LED to illuminate) there is only a 0.6 voltage drop due to the forward biasing of one of the Zener diodes. If a user connects the LED backwards (i.e. with the opposite polarity) to a low-impedance voltage source, the arrangement will consume a huge amount of current, heat-up and likely burn out.
  • Other arrangements include a two wire bond LED without silicon sub-mount. This arrangement would suffer from the disadvantage of having an extra wire bond as well as the disadvantage of not having any ESD protection. [0008]
  • There is a need thus for a silicon sub-mount solution that can avoid these difficulties while still featuring built-in ESD protection. [0009]
    • SUMMARY
  • What is disclosed is an apparatus consisting of a single wire bond silicon sub-mount used to make an LED device and which also has built-in ESD protection in the sub-mount. The single wire bond silicon sub-mount uses a pass-through interconnection between the topside of the sub-mount and the underside so that the LED chip mounted thereon is electrically coupled through the sub-mount to the anode. The single wire bond is used to couple the LED chip via the topside of the sub-mount and through the sub-mount all the way to the cathode. The pass-through interconnection provided by the silicon sub-mount eliminates the need for a second wire bond and enables a single wire bond connection between the lead frame (anode and cathode) and the LED chip. The ESD protection circuitry is by way of two back-to-back series connected Zener diodes. [0010]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and other objects, features and advantages of the present invention are better understood by reading the following detailed description, taken in conjunction with the accompanying drawings, in which: [0011]
  • FIG. 1 illustrates a conventional LED arrangement; [0012]
  • FIG. 2 illustrates a conventional silicon sub-mount LED arrangement; [0013]
  • FIG. 3 illustrates a single wire bond silicon sub-mount LED arrangement according to at least one embodiment of the invention; [0014]
  • FIG. 4 illustrates a cross-sectional view of the single wire bond capable silicon sub-mount according to at least one embodiment of the invention; [0015]
  • FIG. 5 is a flow diagram illustrating the process of forming a silicon sub-mount capable of single wire bond mounting according to at least one embodiment of the invention; [0016]
  • FIG. 6 illustrates the I-V characteristics of the ESD protection in at least one embodiment of the invention; [0017]
  • FIG. 7 illustrates a detailed view of the topside surface of the silicon sub-mount about the solder bumps. [0018]
    • DETAILED DESCRIPTION
  • In brief, the invention consists of an apparatus consisting of a single wire bond capable silicon sub-mount used to make an LED device and includes built-in ESD protection circuitry within the sub-mount itself. The single wire bond capable silicon sub-mount uses a pass-through interconnection between the topside of the sub-mount and the underside so that the LED chip mounted thereon is electrically coupled through the sub-mount to the cathode. The single wire bond is used to couple the LED chip via the topside of the sub-mount to the anode. The pass-through interconnection provided by the silicon sub-mount eliminates the need for a second wire bond and enables a single wire bond connection between the lead frame (the anode portion) and the LED chip. In one embodiment of the invention, the exposed topside surface of the silicon sub-mount has portions which are layered with pure aluminum which adds to the reflectivity of the topside surface of the sub-mount. The improved reflectivity will then add to the luminance provided by the LED chip which is mounted on the silicon sub-mount. In at least one embodiment of the invention, the silicon sub-mount is structured such that it provides ESD protection in both the forward biased and reverse biased directions. The ESD protection circuitry can be implemented by two back-to-back Zener diodes that are connected together in series. Further, by changing the resistivity of the substrate upon which the silicon sub-mount is based, a wider and higher range of LED operating voltages can be accommodated by the ESD circuitry. [0019]
  • FIG. 3 illustrates a single wire bond silicon sub-mount LED arrangement according to at least one embodiment of the invention. [0020] LED arrangement 300 consists of an LED chip 310 which is encapsulated by a translucent package 350 such as a plastic bulb. Package 350 encloses a part of the lead frame which consists of two separate electrical connectors, namely an anode 330 and a cathode 340. Anode 330 and cathode 340 protrude outside of package 350. LED chip 310 is connected to a single wire-bond capable silicon sub-mount 380 (which is the subject of at least one embodiment of the invention) over solder bumps 370 disposed on the topside of sub-mount 380. LED chip 310 is arranged such that the contact pads of the LED chip align with and connect to the solder bumps 370.
  • [0021] Silicon sub-mount 380 has two functional regions, namely, an upper region 383 and a lower region 385. Upper region 383 is composed of a number of various charged regions as well as ohmic contacts in rough alignment vertically below the area where solder bumps 370 are formed. Upper region 383 is detailed in FIG. 4 and FIG. 7 and described in greater detail below. Lower region 385 is essentially an ohmic contact with an exposed underside layer of conductive material such as gold and an adhesion layer interposing the conductive material and the substrate (see FIG. 4) of the silicon sub-mount 380. Silicon sub-mount 380 is advantageous in that only a single wire bond is needed for LED operation and in that it provides built-in ESD protection in both forward and reverse bias directions.
  • The single wire bond capability of [0022] silicon sub-mount 380 is due in part to its unique structure which includes a pass-through interconnect 360. The pass-through interconnect 360 (shown in dashed lines) electrically couples one part of the topside of sub-mount 380 with the underside of sub-mount 380 in a vertical path which is aligned in the horizontal direction with one of the solder bumps on the topside of the silicon sub-mount 380. The electrical connectivity over the path defined by the pass-through interconnect 360 is facilitated by n+regions in upper region 383 and in the substrate and the ohmic contact in lower region 385. It allows one terminal of the LED in LED chip 310 to connect to the cathode 340 through the corresponding solder bump 370. The pass-through interconnect 360 is shown on the left side of the silicon sub-mount 380 for purposes of illustration only and may be positioned as desired.
  • As shown in [0023] arrangement 300, the single wire bond 320 is connected from the anode 330 to the topside of silicon sub-mount 380. Current flows, ordinarily horizontally through the upper region 383 and through the solder bump 370 of the right side to the terminal of the LED. The cathode 340 is coupled to the LED chip 310 by way of pass-through interconnect 360 and passes current to the LED chip 310 through the interconnect 360.
  • The other solder bump (i.e. the one shown on the right side of the silicon sub-mount [0024] 380) is disposed above a vertical path through the silicon sub-mount 380 which contains an ESD protection circuitry 381. The ESD protection circuitry 381 can be modeled as shown as a pair of back-to-back oppositely biased Zener diodes that are connected together in series. The actual structure corresponding to this electrical model is set forth in FIG. 4 and described below. The ESD circuitry 381 operates such that the circuit is off (i.e. passes no current) in the operating voltage range of the LED chip 310. Since the Zener diodes are back-to-back (and connected in series), both voltages in the forward bias direction of the LED (a positive voltage) and the reverse bias direction (a negative voltage) are accommodated. If the voltage across the circuitry 381 falls within that range, the no current passes through 381. In such cases, the flow of current would be from anode 330, over wire bond 320, through upper region 383 and to the LED terminal via the solder bump 370. Whenever the voltage exceeds a particular threshold (see FIG. 6 and accompanying description) in the forward direction or falls below a particular threshold in the reverse direction, the ESD circuitry 381 will conduct and draw current away from LED chip 310, thereby protecting it from an overload condition.
  • FIG. 4 illustrates a cross-sectional view of the single wire-bond silicon sub-mount according to at least one embodiment of the invention. [0025] Silicon sub-mount 400 of FIG. 4 has a topside 410 and an underside 420. Silicon sub-mount 400 is shown as being formed into a silicon-based substrate 430. The topside 410 has at least a pair of solder bumps 415 a and 415 b disposed over a mirroring interconnect layer 416. Mirroring interconnect layer 416 has an exposed top surface 416 a of pure aluminum which helps to provide a mirror-like reflective plane to the topside 410. The top surface 416 a adds to the overall luminance provided by the LED arrangement in which the sub-mount 400 will be used. The remaining portion of interconnect layer 416 is a composite of aluminum and other elements such as silicon and copper. The composite provides the needed stable electrical contact that the pure aluminum in the top layer does not.
  • Solder bumps [0026] 415 a and 415 b, for instance composed of lead-free composite material, are disposed over interconnect layer 416. Layers of copper and nickel (or nickel composite) (shown in FIG. 7) may interpose the pure aluminum 416 a surface of interconnect layer 416 and solder bumps 415. A detailed view of the region between solder bumps 415 a and 415 b and the interconnect layer 416 is shown in FIG. 7 and described in the accompanying text below. Ohmic contacts 418 a and 418 b are formed into the silicon substrate 430 below the interconnect layer 416. Ohmic contacts 418 a and 418 b may have a width approximately matching the width and horizontal placement of solder bumps 415 a and 415 b, respectively. Ohmic contacts 418 a and 418 b may be formed by diffusion or other processes as described below.
  • Each of the [0027] ohmic contacts 418 a and 418 b is surrounded in substrate 430 by n+ regions 422 and 427, respectively. The n+ region 422 surrounds its corresponding ohmic contact 418 a on all three sides. Likewise, n+ region 427 surrounds its corresponding ohmic contact 418 b on all three sides. The n+ region 422 has an underside adjacent to an n+ region 421, a left side adjacent to a p region 423 and a right side adjacent to a separate p region 425. The n+ region 427 is enclosed on three sides (left, right and underside) by a single p region 426. The right side of p region 426 and p region 428 are separated by n+ sinker 429 a. The left side of p region 426 is adjacent to an n+ sinker 429 b. The underside of p region 426 is adjacent to n+ region 421.
  • The [0028] underside 420 of silicon sub-mount 400 has an ohmic contact 424. Ohmic contact 424 is composed of a conductive material of such as copper, gold or a composite. The ohmic contact 424 has an exposed underside surface 424 a which is made of pure gold or pure conductive material as well as an adhesion layer which interposes the n+ region 421 and the surface 424 a. The adhesion layer assists in bonding the conductive material of ohmic contact 424 a to the n+ region 421 and may be composed for instance of titanium or a composite.
  • The electrical operation of the [0029] silicon sub-mount 400 is as follows. The n+sinker 422 and n+ region 421 are contiguous and form a “pass-through” electrical interconnect. The pass-through interconnect 460 has a path defined from solder bump 415 a, through mirroring interconnect layer 416 and ohmic contact 418 a, and into n+sinker 422 and n+ region 421 finally terminating at ohmic contact 424. Thus, the pass-through interconnect 460 electrically couples the topside 410 to the underside 420 passing current along the path defined thereby. This allows the lead frame cathode upon which the silicon sub-mount 400 would sit when assembled to be connected electrically through to the solder bump 415 a and consequently, to that terminal of the LED chip connected at solder bump 415 a. The conduction at the surface 416 a of mirroring interconnect layer 416 directly below solder bump 415 a can be evidenced by reference to FIG. 7.
  • As discussed in FIG. 3, the [0030] silicon sub-mount 300 has an ESD protection circuitry 381 modeled as a pair of back-to-back oppositely biased Zener diodes. This corresponds to the following structure in silicon sub-mount 400. A first p-n junction is defined by the junction between n+ sinker 427 and the p region 426. This first junction can be modeled as a Zener diode biased in the direction from p region 426 to n+ sinker 427. Likewise, a second p-n junction is defined by the junction between p region 426 and n+ region 421. This second junction can be modeled as a Zener diode biased in the direction from p region 426 to n+ sinker 421. Hence, the diode modeled by the first p-n junction and the diode modeled by the second p-n junction are back-to-back but in oppositely biased directions.
  • A [0031] wire bond 450 can be connected to the silicon sub-mount 400 such that current flows from the wirebond then horizontally along the conductive surface to bump 415 b and then into the LED chip.
  • FIG. 5 is a flow diagram illustrating the process of forming a silicon sub-mount capable of single wire-bond mounting according to at least one embodiment of the invention. The silicon sub-mount described above can be formed from a p-[0032] active process 500 as shown. The process 500 begins with an n+ silicon substrate (step 510) of a given concentration. Then, by suitable processes, an epitaxial p layer is grown on topside surface of the n+ substrate (step 515). The p layer covers the entire width and depth of the surface of the n+ substrate. Next, n+ sinkers are planted in a specified pattern (step 520). For instance, one such pattern is shown in FIG. 4 above, two n+ sinkers 429 a and 429 b are planted (according to step 520) about the periphery of region where the ohmic contact 418 b subsists such they become immediately adjacent to the original n+ substrate. Likewise, n+ region 427 is planted into the p region in the region where the ohmic contact 418 b will subsist. Similarly, n+ sinker 422 is planted such that the p region below it is completely eliminated. There may also be an additional field boost (added to process 500) in those p regions remaining after the n+ sinkers are planted. After sinkers are planted then plant shallow n+ regions (step 521). Then the sub-mount is covered on top with an insulating layer (step 522). Holes in the insulating layer are then made where the ohmic contacts are to be positioned (step 523).
  • Once the n+ regions are formed, then an aluminum composite, such as aluminum-silicon-copper, are sputtered (step [0033] 525). The composite improves the presence of any micro-cracks. Next, a pure layer of aluminum is sputtered above the composite layer (step 530). This adds reflectivity to the surface of the silicon sub-mount such that light emitted from the LED, when mounted and in operation, will reflect off the surface of the silicon sub-mount and thus add to the overall luminance of the LED arrangement in which it will be used. The topside ohmic contacts are then defined before the aluminum is sputter using, for example, a photolithography process (step 532) which is described below.
  • After the surface of the silicon sub-mount is defined, a passivation layer (for instance of silicon nitride) is added (step [0034] 535). Windows in the passivation layer are opened in the location where the solder bumps will eventually be formed (step 540). Concurrently, the passivation layer is removed from any areas of the surface that are to be used for their reflectivity (also step 540) (i.e. areas where the LED die, solder bumps do not cover). At this stage, the sub-mount is lapped (ground) down to the final thickness (step 542). This thinning down of the sub-mount will improve the thermal conductivity of the sub-mount. Then the underside ohmic contact is added (step 545). The underside ohmic contact can be formed as follows.
  • The ohmic contact should be formed such that the sub-mount is capable of electrically connecting to the lead frame cathode. The ohmic contact is formed by way of plating the underside of the silicon sub-mount with gold or other conductive material. An adhesion layer may interpose between the gold plating and silicon substrate in order to facilitate physical/chemical bonding of the two. Such an adhesion layer may consist of titanium, for instance. In all subsequent steps, the backside of the sub-mount is covered with a layer of photoresist to protect the gold and prevent lateral conduction during the plating process. The processing of the underside should be such that there is no physical/chemical stress to the silicon substrate. [0035]
  • Going then back to the processing of the topside, a seed layer of copper and a nickel composite is formed (step [0036] 550). This seed layer is needed in order to make the plating process possible as is explained below. Using standard photolithography techniques, the topside of the sub-mount is patterned. Windows where the copper and solder are to be plated are kept clear of photoresist while other areas are covered with photoresist. This will allow the deposition of ions to be confined only to these windows.
  • When plating, the sub-mount is electrically connected to a plating rack that is immersed in an electrolytic solution and thus, current will flow from the anode to the plating rack through the seed layer and then to the electrolytic solution and finally to the cathode. As indicated in FIG. 7, [0037] copper layer 760 is plated (step 555) to the desired thickness before the sub-mount is moved to plate the solder. This copper layer will form the wetting ground for the solder and will act also as a barrier to prevent diffusion of the solder into the aluminum layers underneath. Solder is then plated (step 560) to the desired height. After removing the photoresist, the seed layer is etched out from the field followed by a cleaning step (step 565). The solder then goes through a reflow step that will allow it to take final shape (such as when the bumps need to be round) (step 570).
  • Also, an example of some other characteristics of [0038] process 500 is as follows:
  • 1) the substrate is n-type, ‘100’ crystal orientation, doped with antimony in the range of 8 to 20 milliohm-centimeters; [0039]
  • 2) the epitaxial layer is 6.2+/−0.2 micrometers thick, and is p-type doped with boron to 1.5+/−0.2 ohm-cm; [0040]
  • 3) the sinkers are n-type doped with phosphorous to a concentration of about 10[0041] 20 per cm3;
  • 4) optional field boost to p regions of p-type boron to a concentration of 10[0042] 14 per cm3; and
  • 5) the shallow n+ layer can have a concentration of 10[0043] 20 per cm3 n-type, using phosphorous and with a depth of about 2 micrometers.
  • FIG. 6 illustrates the I-V characteristics of the ESD protection in at least one embodiment of the invention. As described above, the ESD protection circuitry consists of a series of back-to-back diodes connected in parallel with the LED chip. Thus, any current flowing through the ESD circuitry may reduce the efficiency of the LED. Ordinarily, the LED chip being mounted has approximately 4 volts across it when lit up. To allow for a large tolerance in the operating voltage range for different LEDs, a margin of over 1.0 volts is provided. Therefore, in one embodiment of the invention, to allow for this margin, the ESD protection provided by the silicon sub-mount is clamped at +/−5.5 volts, approximately. Up to this voltage (5.5 volts), the ESD protection circuitry must be off (i.e. there must not be any current flowing through it). Below approximately 5.5 volts in the reverse biased direction and above approximately 5.5 volts in the forward direction, the current increases as rapidly as possible (as illustrated the curve is nearly vertical above approximately 5.5 volts and below approximately −5.5 volts). The current is close to zero through the protection circuitry where the voltage is between +5.5 volts and −5.5 volts. [0044]
  • In other embodiments of the invention, even higher LED operating voltages, for instance +/−7.5 volts can be supported by the ESD protection circuitry. In still other embodiments, depending upon the application the sub-mount will be used in, the ESD protection circuitry provided therein can be adapted to service any operating voltage range desired. For instance, the substrate itself used in forming the silicon sub-mount can be given a higher resistivity, and thus be able to withstand more voltage before breaking down and passing current. [0045]
  • FIG. 7 illustrates a detailed view of the topside surface of the silicon sub-mount about the solder bumps. First, there is an [0046] aluminum composite layer 710 which may be composed of aluminum, silicon and copper, for instance. A pure layer 720 of just aluminum is deposited immediately above the aluminum composite layer 710. As shown, this pure aluminum layer 720 is exposed on the topside of the silicon sub-mount in regions not covered by the solder bumps and accompanying UBM (under-bump metallization) layers. The UBM is formed using a passivation layer of, for instance, silicon nitride (Si3N4) (step 535 of FIG. 5). The passivation layer is removed where the solder bumps will occur and removed wherever the pure aluminum layer is to be exposed at the topside surface (step 540 of FIG. 5). The remaining passivation layer 730 is shown in FIG. 7.
  • The UBM as its first layer has a nickel or [0047] nickel composite layer 740. This nickel/nickel composite layer 740 can be formed by a sputtering technique. A first copper layer 750 is then sputtered over the nickel/nickel composite layer 740. This layer will act as a barrier layer to prevent the solder from diffusing down to the aluminum layers. After sputtering a copper layer 750 a thicker copper layer 760 is plated in areas under the bump defined by photolithography. Then, finally, the solder bump 770 is deposited over the copper plated layer 760.
  • As one example, the relative scale in size of these layers may be as follows: [0048]
  • Nickel/nickel composite: 0.5 microns; [0049]
  • Sputtered copper layer: 0.8-1.0 microns; [0050]
  • Plated copper layer: 2-8 microns; [0051]
  • Solder bumps: 20-150 microns ( a wide range depending upon intended application); [0052]
  • Aluminum composite: 1.5 microns. [0053]
  • The solder bump [0054] 770 itself may be round or oval or any suitable shape (when viewed from the topside of the silicon sub-mount on which it is deposited) depending upon the application in which the silicon sub-mount will be used.
  • While the above embodiments refer to a ‘silicon’ sub-mount, this term is not intended to be limiting in any manner as any material which has properties or can function in the role of a substrate may be used. Further, while a p-active process over a n-type substrate has been described, one of ordinary skill in the art could also adapt the above described embodiments in an n-active process over a p-type substrate if so desired. Also, while one method of forming and the structure involved in a pass-through interconnect has been described, the above is not intended to be limiting. [0055]
  • The present invention has been described above in connection with a preferred embodiment thereof; however, this has been done for purposes of illustration only, and the invention is not so limited. Indeed, variations of the invention will be readily apparent to those skilled in the art and also fall within the scope of the invention. [0056]

Claims (1)

What is claimed is:
1. A method for connecting a lead frame having first and second connections to a light emitting device for enabling illumination comprising the steps of
providing a light emitting device having a first and a second terminal,
providing a semiconductor based sub-mount having a topside and an underside,
electrically coupling the first terminal of the light emitting device to one of the first and second connections via a first single wire bond,
electrically coupling the first single wire bond to the topside,
electrically coupling the second terminal of the light emitting device to the other of the first and second connections when the second terminal is connected to the topside, and
providing electrostatic discharge protection circuitry in the region of the sub-mount where the first terminal is connected.
US10/700,303 2002-08-26 2003-10-31 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices Abandoned US20040089872A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/700,303 US20040089872A1 (en) 2002-08-26 2003-10-31 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/228,728 US6642550B1 (en) 2002-08-26 2002-08-26 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices
US10/700,303 US20040089872A1 (en) 2002-08-26 2003-10-31 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/228,728 Continuation US6642550B1 (en) 2002-08-26 2002-08-26 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices

Publications (1)

Publication Number Publication Date
US20040089872A1 true US20040089872A1 (en) 2004-05-13

Family

ID=29270224

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/228,728 Expired - Lifetime US6642550B1 (en) 2002-08-26 2002-08-26 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices
US10/700,303 Abandoned US20040089872A1 (en) 2002-08-26 2003-10-31 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/228,728 Expired - Lifetime US6642550B1 (en) 2002-08-26 2002-08-26 Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices

Country Status (3)

Country Link
US (2) US6642550B1 (en)
AU (1) AU2003262919A1 (en)
WO (1) WO2004019412A1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070165414A1 (en) * 2003-12-11 2007-07-19 Shih-Chang Shei Light-emitting diode package structure
US20080142679A1 (en) * 2006-12-19 2008-06-19 Em Microelectronic-Marin S.A. Method of making an optoelectronic module and optoelectronic module obtained by such method
US20080232145A1 (en) * 2005-08-26 2008-09-25 Siemens Aktiengesellschaft Inverter Circuit with Distributed Energy Stores
US20080258263A1 (en) * 2007-04-20 2008-10-23 Harry Yue Gee High Current Steering ESD Protection Zener Diode And Method
US20090079022A1 (en) * 2007-09-21 2009-03-26 Thomas Keena Method of forming low capacitance esd device and structure therefor
US20100252840A1 (en) * 2009-04-06 2010-10-07 Cree, Inc. High voltage low current surface emitting led
US8530921B2 (en) 2009-04-06 2013-09-10 Cree, Inc. High voltage low current surface emitting LED
DE102013202904A1 (en) * 2013-02-22 2014-08-28 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component and method for its production
US9093293B2 (en) 2009-04-06 2015-07-28 Cree, Inc. High voltage low current surface emitting light emitting diode
US20160133615A1 (en) * 2014-11-06 2016-05-12 Samsung Electronics Co., Ltd. Semiconductor light emitting device and semiconductor light emitting device package including the same
CN114050149A (en) * 2022-01-12 2022-02-15 深圳中科四合科技有限公司 ESD packaging structure with variable performance parameters and packaging method thereof

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100586678B1 (en) * 2003-07-30 2006-06-07 에피밸리 주식회사 Semiconductor LED device
US7482638B2 (en) * 2003-08-29 2009-01-27 Philips Lumileds Lighting Company, Llc Package for a semiconductor light emitting device
KR20050034936A (en) * 2003-10-10 2005-04-15 삼성전기주식회사 Wavelength - converted light emitting diode package using phosphor and manufacturing method
US7518158B2 (en) * 2003-12-09 2009-04-14 Cree, Inc. Semiconductor light emitting devices and submounts
JP2005203448A (en) * 2004-01-13 2005-07-28 Toyoda Gosei Co Ltd Light emitting device
TWI223890B (en) * 2004-02-06 2004-11-11 Opto Tech Corp Light-emitting diode device with multi-lead pins
US20050269695A1 (en) * 2004-06-07 2005-12-08 Brogle James J Surface-mount chip-scale package
US7402842B2 (en) * 2004-08-09 2008-07-22 M/A-Com, Inc. Light emitting diode package
KR100506743B1 (en) * 2004-09-17 2005-08-08 삼성전기주식회사 Submount for flipchip structure light emitting device comprising transistor
US7081667B2 (en) * 2004-09-24 2006-07-25 Gelcore, Llc Power LED package
US7595453B2 (en) * 2005-05-24 2009-09-29 M/A-Com Technology Solutions Holdings, Inc. Surface mount package
KR100638876B1 (en) * 2005-07-22 2006-10-27 삼성전기주식회사 Side type light emitting diode with improved arrangement of protection elements
JP4890813B2 (en) * 2005-08-05 2012-03-07 昭和電工株式会社 Light emitting diode and light emitting diode lamp
US7674701B2 (en) 2006-02-08 2010-03-09 Amkor Technology, Inc. Methods of forming metal layers using multi-layer lift-off patterns
US7932615B2 (en) 2006-02-08 2011-04-26 Amkor Technology, Inc. Electronic devices including solder bumps on compliant dielectric layers
US7928462B2 (en) 2006-02-16 2011-04-19 Lg Electronics Inc. Light emitting device having vertical structure, package thereof and method for manufacturing the same
TWI303872B (en) * 2006-03-13 2008-12-01 Ind Tech Res Inst High power light emitting device assembly with esd preotection ability and the method of manufacturing the same
US7994514B2 (en) * 2006-04-21 2011-08-09 Koninklijke Philips Electronics N.V. Semiconductor light emitting device with integrated electronic components
US20080137377A1 (en) * 2006-12-11 2008-06-12 Gelcore, Llc Led light engine and method of manufacturing
EP2215656A1 (en) * 2007-10-25 2010-08-11 Nxp B.V. Semiconductor device with improved esd protection
TWI415293B (en) * 2007-12-14 2013-11-11 Advanced Optoelectronic Tech Photoelectric element manufacturing method and package structure thereof
US7732829B2 (en) * 2008-02-05 2010-06-08 Hymite A/S Optoelectronic device submount
US8304785B2 (en) * 2008-07-29 2012-11-06 Industrial Technology Research Institute LED structure, manufacturing method thereof and LED module
DE102011011378A1 (en) * 2011-02-16 2012-08-16 Osram Opto Semiconductors Gmbh Carrier substrate and method for the production of semiconductor chips
JPWO2013027413A1 (en) * 2011-08-25 2015-03-05 パナソニック株式会社 Protective element and light emitting device using the same
TW201543720A (en) * 2014-05-06 2015-11-16 Genesis Photonics Inc Package structure and preparation method thereof
US11616052B2 (en) * 2020-04-23 2023-03-28 Innolux Corporation Method for manufacturing electronic device with ESD protection unit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010020705A1 (en) * 2000-03-02 2001-09-13 Masataka Miyata Semiconductor light emitting device and display device using the same
US20020028527A1 (en) * 1999-01-11 2002-03-07 Toshihide Maeda Composite light-emitting device, semicon ductor light-emitting unit and method for fabricating the unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020028527A1 (en) * 1999-01-11 2002-03-07 Toshihide Maeda Composite light-emitting device, semicon ductor light-emitting unit and method for fabricating the unit
US20010020705A1 (en) * 2000-03-02 2001-09-13 Masataka Miyata Semiconductor light emitting device and display device using the same

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070165414A1 (en) * 2003-12-11 2007-07-19 Shih-Chang Shei Light-emitting diode package structure
US20080232145A1 (en) * 2005-08-26 2008-09-25 Siemens Aktiengesellschaft Inverter Circuit with Distributed Energy Stores
US20080142679A1 (en) * 2006-12-19 2008-06-19 Em Microelectronic-Marin S.A. Method of making an optoelectronic module and optoelectronic module obtained by such method
US7750288B2 (en) * 2006-12-19 2010-07-06 Em Microelectronic-Marin S.A. Method of making an optoelectronic module and optoelectronic module obtained by such method
US20080258263A1 (en) * 2007-04-20 2008-10-23 Harry Yue Gee High Current Steering ESD Protection Zener Diode And Method
US20090079022A1 (en) * 2007-09-21 2009-03-26 Thomas Keena Method of forming low capacitance esd device and structure therefor
US7538395B2 (en) * 2007-09-21 2009-05-26 Semiconductor Components Industries, L.L.C. Method of forming low capacitance ESD device and structure therefor
US9093293B2 (en) 2009-04-06 2015-07-28 Cree, Inc. High voltage low current surface emitting light emitting diode
US8476668B2 (en) 2009-04-06 2013-07-02 Cree, Inc. High voltage low current surface emitting LED
US8530921B2 (en) 2009-04-06 2013-09-10 Cree, Inc. High voltage low current surface emitting LED
US20100252840A1 (en) * 2009-04-06 2010-10-07 Cree, Inc. High voltage low current surface emitting led
WO2011156537A1 (en) * 2010-06-11 2011-12-15 Cree, Inc. High voltage low current surface-emitting led
DE102013202904A1 (en) * 2013-02-22 2014-08-28 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component and method for its production
US9978733B2 (en) 2013-02-22 2018-05-22 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component and method for producing same
US20160133615A1 (en) * 2014-11-06 2016-05-12 Samsung Electronics Co., Ltd. Semiconductor light emitting device and semiconductor light emitting device package including the same
US9508697B2 (en) * 2014-11-06 2016-11-29 Samsung Electronics Co., Ltd. Semiconductor light emitting device and semiconductor light emitting device package including the same
CN114050149A (en) * 2022-01-12 2022-02-15 深圳中科四合科技有限公司 ESD packaging structure with variable performance parameters and packaging method thereof

Also Published As

Publication number Publication date
US6642550B1 (en) 2003-11-04
AU2003262919A1 (en) 2004-03-11
WO2004019412A1 (en) 2004-03-04

Similar Documents

Publication Publication Date Title
US6642550B1 (en) Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices
JP5492367B2 (en) Package for gallium nitride semiconductor devices
US6876008B2 (en) Mount for semiconductor light emitting device
US7064353B2 (en) LED chip with integrated fast switching diode for ESD protection
JP3130292B2 (en) Semiconductor light emitting device and method of manufacturing the same
US6333522B1 (en) Light-emitting element, semiconductor light-emitting device, and manufacturing methods therefor
TWI309892B (en) Contacting scheme for large and small area semiconductor light emitting flip chip devices
US7443014B2 (en) Electronic module and method of assembling the same
US7179670B2 (en) Flip-chip light emitting diode device without sub-mount
US6255129B1 (en) Light-emitting diode device and method of manufacturing the same
US8343811B2 (en) Semiconductor device
US20070138648A1 (en) Schottky Diode Device with Aluminum Pickup of Backside Cathode
US20100001305A1 (en) Semiconductor devices and fabrication methods thereof
US10777524B2 (en) Using an interconnect bump to traverse through a passivation layer of a semiconductor die
JPH09321341A (en) Optical semiconductor device and manufacturing method thereof
TWI335114B (en) Optimized contact design for thermosonic bonding of flip-chip devices
US20110261847A1 (en) Light emitting devices
JP6548187B2 (en) Semiconductor device
KR20020026619A (en) Light-emitting compound semiconductor divice and method of manufacturing the same
JP4032752B2 (en) Method for manufacturing composite light emitting device
JP2940708B2 (en) Composite diode
KR100463957B1 (en) Method for manufacturing a light-emitting diode device
CN100401535C (en) Method for forming light emitting diode with metal substrate
JP2664911B2 (en) Semiconductor device
US6404060B1 (en) Semiconductor device having a chip-on-chip structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:CALIFORNIA MICRO DEVICES CORPORATION;REEL/FRAME:014294/0298

Effective date: 20040123

AS Assignment

Owner name: CALIFORNIA MICRO DEVICES CORPORATION, CALIFORNIA

Free format text: RELEASE;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:015711/0394

Effective date: 20040809

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION