US20040046267A1 - Semiconductor package having a die pad with downward extended tabs - Google Patents

Semiconductor package having a die pad with downward extended tabs Download PDF

Info

Publication number
US20040046267A1
US20040046267A1 US10653871 US65387103A US2004046267A1 US 20040046267 A1 US20040046267 A1 US 20040046267A1 US 10653871 US10653871 US 10653871 US 65387103 A US65387103 A US 65387103A US 2004046267 A1 US2004046267 A1 US 2004046267A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
die pad
die
semiconductor package
formed
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10653871
Inventor
Chien-Ping Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A semiconductor package having a lead frame formed with a die pad and a plurality of conductive leads, wherein the die pad is formed with a plurality of tabs to impede the resin flow below the die pad such that a downward pressure is produced because the resin flow above the die pad moves at a speed faster than that below the die pad. As a result, the tab is urged against a bottom surface of a mold cavity during a transfer molding process so as to prevent the die pad from being exposed to an encapsulant for encapsulating the die pad and a semiconductor die mounted on the die pad.

Description

    FIELD OF THE INVENTION
  • This invention relates to semiconductor packages, and more particularly to a semiconductor package having a die pad for a semiconductor chip to be mounted thereon. [0001]
  • BACKGROUND OF THE INVENTION
  • Semiconductor devices are required to be miniaturized in profile in order to cope with the recent tendency of reduction in size and weight of electronic equipments. As a result, thin type semiconductor devices, such as TSOP (Thin Small Outline Package), SSOP (Shrink Small Outline Package), and TQFP (Thin Quad Flat Package), are developed to conform to industrial needs. [0002]
  • Illustrated in FIG. 1A is a cross-sectional view of a conventional thin type semiconductor package in the mold injection process. The laminated structure of a die [0003] 1 and a die pad 3 on which the die 1 is mounted, is received within a mold cavity 71 of a conventional encapsulating mold 7 composed of an upper mold 4 and a lower mold 5. Melted encapsulating resin 2 is introduced via a gate 6 of the encapsulating mold 7 into the mold cavity 71 and is thereby divided into an upper resin flow 24 passing through the space above the die 1 and a lower resin flow 25 passing through the space below the die pad 3. When the upper resin flow 24 moves at a speed substantially equivalent to the lower resin flow 25, the laminated structure of the die 1 and die pad 3 is kept horizontally stable in the mold cavity 71 until the, encapsulating resin 2 completely fills the mold cavity 71, as shown in FIG. 1B.
  • However, as the size of the chip changes, the velocity of the upper resin flow [0004] 24 would differ from that of the lower resin flow 25. This tends to incline the laminated structure of the die 1 and die pad 3 and thereby results in an adverse effect on the reliability of a semiconductor device. Referring to FIG. 2A, while chip 1′ is of a size smaller than the chip 1 of regular size as shown in FIG. 1A, the upper resin flow 24 moves faster than the lower resin flow 25 and incurs pressure against the chip 1′ by the upper resin flow 24 greater than that against the die pad 3 by the lower resin flow 25. As a result, the laminated structure of the die 1′ and die pad 3 downwardly inclines toward the inner surface 51 of the lower mold 5, so that the die pad 3 will be exposed to the outside of the encapsulant formed by the encapsulating resin 2 at the time the transfer molding process is completed, as shown in FIG. 2B.
  • Referring to FIG. 3A, while chip [0005] 1″ is of a size larger than the chip 1 of regular size as shown in FIG. 1A, contrary to what has been described above, the upper resin flow 24 moves slower than the lower resin flow 25 and incurs a pressure against the chip 1″ by the upper resin flow 24 smaller than that against the die pad 3 by the lower resin flow 25. As a result, the laminated structure of the chip 1″ and die pad 3 inclines upwardly toward the inner surface 41 of the upper mold 4, so that the die 1″ and/or gold wires (not shown) for electrically connecting the chip 1″ and inner leads (not shown) are exposed to the outside of the encapsulant formed by the encapsulating resin 2 at the time the transfer molding process is completed, as shown in FIG. 3B.
  • Therefore, to avoid the aforesaid exposures of the die and die pad to the encapsulant from taking place, U.S. Pat. No. 5,371,044 discloses a process for preparing a semiconductor device in which a control plate is used in the molding process to prevent the resin flows above the die and below the die pad from being different in velocity. As shown in FIG. 4, in the U.S. Pat. No. 5,371,044, a control plate [0006] 8, which projects inwardly toward the die pad 3 and horizontally extends from the inner edge of a lead frame (not shown), is formed near the gate 6 of the encapsulating mold 7 to balance the velocity of the upper resin flow 24 and that of the lower resin flow 25. However, the control plate 8 is only designed to decrease the velocity of the upper resin flow 24 so that it is substantially equal to that of the lower resin flow 25 where the upper resin flow 24 moves faster than the lower resin flow 25 in transfer molding. Thus, while the size of the chip 1 is increased to cause the lower resin flow 25 to move faster than the upper resin flow 24, the control plate is useless for balancing the upper resin flow 24 and the lower resin flow 25 such that in this case the chip 1 and die pad 3 tend to upwardly incline and are exposed to the encapsulant. Therefore, the use of the control plate of the U.S. Pat. No. 5,371,044 can not effectively solve the problem caused by the velocity unbalance between the upper resin flow and the lower resin flow in the transfer molding process.
  • Accordingly, as shown in FIG. 5, the U.S. Pat. No. [0007] 5,623,162 discloses a die pad 3′ having a pair of wing leads 8′ which outwardly extend from a pair of opposing sides of the die pad 3′ to the spacing between a pair of adjacent leads 89′. The wing leads 8′ are slightly projected from the side surface of the encapsulant 9′, as shown in FIG. 6, after the transfer molding process is completed. In the transfer molding process, the outer end of the wing lead 8′ is sandwiched between the upper mold and the lower mold (not shown) such that the die pad 3′ is held in position by means of the wing leads 8′. As a result, the die pad 3′ does not have upward or downward slant problem caused by the velocity unbalance between the upper resin flow and the lower resin flow as described above.
  • Although a die pad constructed with wing leads as disclosed in the U.S. Pat. No. 5,623,162 is able to solve the positioning problem of the die pad, it is primarily designed to provide the moisture in the encapsulant with a path to expel the moisture from the encapsulant to the atmosphere while avoiding the crack of the encapsulant caused by the “popcorn” effect, but not to solve the velocity unbalance between the upper resin flow and the lower resin flow in the transfer molding process. Meanwhile, the trimming process for cutting the wing leads is different from the conventional lead cutting/trimming process. As a result, it becomes necessary to incorporate an additional wing lead trimming step to the packaging process and to use equipment different from conventional ones, whereby the manufacturing cost is undesirably increased. Further, the die pad formed with wing leads increases the material cost for the lead frame, resulting in the wing-lead design not being widely accepted in the industry. [0008]
  • SUMMARY OF THE INVENTION
  • The present invention was made in accordance with the circumstances of the prior art, and therefore the object of the present invention is to provide a semiconductor package having a die pad with downward-extended tabs which allows the die pad to be maintained in position and not to be exposed to the encapsulant in the transfer molding process without increasing the material cost and packaging cost and using additional treatment process and equipment. [0009]
  • The above and other objects of the present invention are achieved by a semiconductor package comprising a semiconductor chip, a die pad for bearing the semiconductor chip, a plurality of leads each having an inner lead electrically connected with electrode pads disposed on the semiconductor chip by bonding wires such as gold wires, and an encapsulant formed by a molding resin for encapsulating the semiconductor chip, the die pad, and the inner leads of the leads. The die pad is formed with a plurality of tabs extending downwardly from the plane where the die pad is positioned, allowing a lower resin flow of the molding resin flowing below the die pad to move slower than an upper resin flow of the molding resin flowing above the die in the molding process. Thus, a downward pressure is produced to press the die pad with the die mounted thereon until the tab of the die pad reaches the inner surface of a mold cavity of a mold for forming the encapsulant. [0010]
  • The above and other objects, features and advantages of the present invention will be apparent from the following description of preferred embodiments of the invention with reference to the accompanying drawings. It is important to point out that the illustrations may not necessarily be drawn to scale, and that there may be other embodiments of the present invention that are not specifically illustrated. [0011]
  • BRIEF DESCRIPTION OF THE DRAWING
  • FIG. 1A is a cross-sectional view which illustrates during a transfer molding process a molding resin introduced from a gate into the cavity of a mold within which a conventional die pad with a die of standard size mounted thereon is disposed; [0012]
  • FIG. 1B is a cross-sectional view showing that the molding process of FIG. 1A is completed and the die pad is kept in position in the cavity of the mold; [0013]
  • FIG. 2A is a cross-sectional view which illustrates during a transfer molding process a molding resin introduced from a gate into the cavity of a mold within which a conventional die pad with a die of small size mounted thereon is disposed; [0014]
  • FIG. 2B is a cross-sectional view showing that the molding process of FIG. 2A is completed and the die pad downwardly inclines and is exposed to the encapsulant; [0015]
  • FIG. 3A is a cross-sectional view which illustrates during a transfer molding process a molding resin introduced from a gate into the cavity of a mold within which a conventional die pad with a die of large size mounted thereon is disposed; [0016]
  • FIG. 3B is a cross-sectional view showing that the molding process of FIG. 3A is completed and the die pad upwardly inclines and is exposed to the encapsulant; [0017]
  • FIG. 4 is a cross-sectional view showing another conventional semiconductor package in the transfer molding process of which the lead frame is formed with a control plate; [0018]
  • FIG. 5 is a top view which illustrates a lead frame for a further conventional semiconductor package having wing leads; [0019]
  • FIG. 6 is a partial perspective view which illustrates the portion of the wing lead of the lead frame of FIG. 5 projected from the encapsulant; [0020]
  • FIG. 7 is a top view of a lead frame suitable for use in a semiconductor package in accordance with the first embodiment of the present invention; [0021]
  • FIG. 8 is a cross-sectional view of the die pad of FIG. 7 having a die mounted thereon and disposed in the cavity of a mold in the transfer molding process; [0022]
  • FIG. 9 is a top view of a lead frame suitable for use in a semiconductor package in accordance with the second embodiment of the present invention; [0023]
  • FIG. 10 is a cross-sectional view of the die pad of FIG. 9 having a die mounted thereon and disposed in the cavity of a mold in the transfer molding process; and [0024]
  • FIG. 11A to [0025] 11I are top views in accordance with other embodiments of the present invention.
  • FIG. 7 is a top view illustrating a lead frame used for a first embodiment of the present invention. As shown therein, a lead frame [0026] 30 is formed with a die pad 31 in a rectangular shape for bearing a semiconductor die (not shown in FIG. 7) and a plurality of conductive leads 32 surrounding the die pad 31. A pair of hanger bars 33 outwardly extending from a pair of opposing sides of the die pad 31 to both sides of the lead frame 30 are provided for supporting the die pad 31. The die pad 31 is also formed with a plurality of tabs 34 downwardly extending from the plane of the die pad 31 and disposed along another pair of opposite sides of the die pad 31 orthogonal to the pair of sides from which the hanger bars 33 extend. The tabs 34 can be formed by a conventional punching method or the like at the time the lead frame 31 is made. By punching, etching, stamping, or similar methods, the tab 34 is to be formed in the peripheral sides of the die pad 31 and/or in the edges of an opening of the die pad 31 (not shown in FIG. 7) and in a triangular, plate shape so that the planarity of the die pad 31 can be maintained after the die pad 31 is formed with the tabs 34. The tab 34 which is in a triangular, plate shape rather than in a protrusion or recess form can also prevent voids from incurring in the encapsulant for encapsulating the die pad 31, as will be depicted in the following, during transfer molding. In addition, the die pad 31 can be either in or downset from the plane of the leads 32.
  • Referring to FIG. 8, it is illustrated that a transfer molding process is performed to encapsulate the die pad [0027] 31 of the lead frame 30. As seen in the drawing, a die 10 is mounted on the die pad 31 by die attaching adhesive such as silver paste (not shown) and electrically connected with the leads 32 by gold wires 20. When the wire bonding process is completed, the lead frame 30 on which the die 10 is mounted is positioned between an upper mold 61 and a lower mold 62 of an encapsulating mold 60. A mold cavity 63 formed by the combination of a recess on the upper mold 61 and that on the lower mold 62 is used to receive the die pad 31 and the die 10 attached thereto. During the transfer molding process, an encapsulating resin 70 is introduced via a gate 64 formed on the upper mold 61 into the mold cavity 63 so as to completely encapsulate the die 10, gold wires 20, die pad 31, and inner portions of the leads 32. As aforementioned, when the resin flow introduced from the gate 64 into the mold cavity 63 reaches the die pad 31, the encapsulating resin 70 is diverted by the die 10 and die pad 31 so that a portion of the encapsulating resin 70 flows above the die 10 and a portion thereof flows below the die pad 31. Upon passing the tabs 34 of the die pad 31, the resin flow below the die pad 31 is impeded by the downwardly extended tabs 34 such that the resin flow above the die 10 moves at a speed faster than that below the die pad 31, resulting in a downward pressure against the die pad 31 and die 10 downwardly pressing the die pad 31 and die 10. The tabs 34 of the die pad 31 abut against the inner surface of the lower mold 62, as shown in FIG. 8; the die pad 31 and die 10 are kept in position in the mold cavity 63 whereby the die pad 31 is prevented from being exposed to the encapsulant formed by the encapsulating resin 70 by the abutting of the tabs 34 against the lower mold 62.
  • The tab [0028] 34 has a height substantially corresponding to or slightly lower or higher than the distance between the bottom surface of the die pad 31 and that of the mold cavity 63. Also, the tab 34 is preferably formed in a triangular shape with a corner end pointing toward the bottom surface of the mold cavity 63. Therefore, as the transfer molding process is completed, merely the corner ends of the tabs 34 may be exposed to the encapsulant formed by the encapsulating resin 70 such that the reliability of the semiconductor package thus-obtained is secured. Furthermore, in the case that the corner ends of the tabs 34 are exposed to the encapsulant, the tabs 34 also provide the semiconductor package of the present invention with a path for expelling the moisture within the encapsulant to the atmosphere so that the occurrence of crack or “popcorn” in the package can be eliminated. Also by way of the tabs 34, the heat generated by the die 10 can be directly dissipated to the atmosphere or to an externally attached heatspreader or heat block so that the heat dissipation of the semiconductor package of the present invention will be enhanced.
  • Referring to FIG. 9, there is shown a lead frame for use in a semiconductor package of a second embodiment of the present invention. In FIG. 9, elements corresponding to those shown in FIG. 7 are given the same reference numerals, while their explanation is here omitted for the-sake of simplifying the description. [0029]
  • As seen from FIG. 9, the lead frame [0030] 30′ in accordance with the second embodiment of the present invention has a die pad 31′ with a rectangular opening 35′ formed in the center thereof and a plurality of tabs 34 formed in a pair of opposing edges of the opening 35′. The formation of the opening 35′ on the die pad 31′ is to decrease the adhesion area of a die 10 adhered to the die pad 31′ whereby delamination between the die 10 and die pad 31′ is eliminated. The tab 34 also has a height substantially corresponding to or slightly lower than the distance between the bottom surface of the die pad 31′ and that of the mold cavity 63, as shown in FIG. 10. Accordingly, when the transfer molding process is completed, merely the tip ends of the tabs 34 instead of the die pad 31′ are exposed to the encapsulant formed by the encapsulating resin 70.
  • As seen from the above, the present invention has been described hitherto with exemplary preferred embodiments. However, it is to be understood that the scope of the present invention need not be limited to the disclosed preferred embodiments. It should also be noted that the present invention is in no way limited to the details of the illustrated structures and shapes, but changes and modifications, such as those shown in FIG. 11A to [0031] 11I, can be made within the scope of the appended claims.

Claims (10)

    What is claimed is:
  1. 1. A semiconductor package comprising:
    a semiconductor chip;
    a lead frame having a die pad for bearing the semiconductor chip and a plurality of leads for electrically coupling to the semiconductor die, wherein the die pad is formed with a plurality of tabs downwardly extending from the plane of the die pad; and
    an encapsulant for encapsulating the semiconductor chip, die pad, and inner portions of the leads.
  2. 2. The semiconductor package of claim 1, wherein the leads are electrically coupled to the semiconductor chip by bonding wires.
  3. 3. The semiconductor package of claim 1, wherein the tab has a height not more than the distance between a bottom surface of the die pad and a surface, facing the bottom surface of the die pad, of a mold cavity of an encapsulating mold used for a transfer molding.
  4. 4. The semiconductor package of claim 1, wherein the tab has a height slightly higher than the distance between a bottom surface of the die pad and a surface, facing the bottom surface of the die pad, of a mold cavity of an encapsulating mold used for a transfer molding.
  5. 5. The semiconductor package of claim 1, wherein the tab is formed on the die pad by punching.
  6. 6. The semiconductor package of claim 1, wherein the tab is formed on the die pad by etching.
  7. 7. The semiconductor package of claim 1, wherein the die pad has at least one opening formed in the center.
  8. 8. The semiconductor package of claim 1, wherein the tab is integrally formed with the die pad.
  9. 9. The semiconductor package of claim 1, wherein the die pad is positioned in the plane of the leads.
  10. 10. The semiconductor package of claim 1, wherein the die pad is downset from the plane of the leads.
US10653871 1998-07-30 2003-09-03 Semiconductor package having a die pad with downward extended tabs Abandoned US20040046267A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
TW87112517A TW398057B (en) 1998-07-30 1998-07-30 A semiconductor device that has a chip seat with a bend part
TW87112517 1998-07-30
US09363994 US6639306B2 (en) 1998-07-30 1999-07-29 Semiconductor package having a die pad with downward-extended tabs
US10653871 US20040046267A1 (en) 1998-07-30 2003-09-03 Semiconductor package having a die pad with downward extended tabs

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10653871 US20040046267A1 (en) 1998-07-30 2003-09-03 Semiconductor package having a die pad with downward extended tabs

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09363994 Division US6639306B2 (en) 1998-07-30 1999-07-29 Semiconductor package having a die pad with downward-extended tabs

Publications (1)

Publication Number Publication Date
US20040046267A1 true true US20040046267A1 (en) 2004-03-11

Family

ID=21630866

Family Applications (2)

Application Number Title Priority Date Filing Date
US09363994 Active US6639306B2 (en) 1998-07-30 1999-07-29 Semiconductor package having a die pad with downward-extended tabs
US10653871 Abandoned US20040046267A1 (en) 1998-07-30 2003-09-03 Semiconductor package having a die pad with downward extended tabs

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09363994 Active US6639306B2 (en) 1998-07-30 1999-07-29 Semiconductor package having a die pad with downward-extended tabs

Country Status (1)

Country Link
US (2) US6639306B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050035435A1 (en) * 2001-08-30 2005-02-17 James Steven L. Method for fabricating semiconductor components using mold cavities having runners configured to minimize venting

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7034382B2 (en) * 2001-04-16 2006-04-25 M/A-Com, Inc. Leadframe-based chip scale package
JP2003197663A (en) * 2001-12-28 2003-07-11 Seiko Epson Corp Semiconductor device and its manufacturing method, circuit board, and electronic instrument
US20040113240A1 (en) 2002-10-11 2004-06-17 Wolfgang Hauser An electronic component with a leadframe
US7132735B2 (en) * 2005-03-07 2006-11-07 Agere Systems Inc. Integrated circuit package with lead fingers extending into a slot of a die paddle
US7635613B2 (en) * 2005-06-27 2009-12-22 Texas Instruments Incorporated Semiconductor device having firmly secured heat spreader
DE102006028816B4 (en) * 2006-06-21 2008-05-15 Hansatronic Gmbh A method of pulsed, continuous production of flexible printed circuit boards on both sides overmolded
US20080067639A1 (en) * 2006-09-15 2008-03-20 Stats Chippac Ltd. Integrated circuit package system with encapsulation lock
US8093693B2 (en) 2006-09-15 2012-01-10 Stats Chippac Ltd. Integrated circuit package system with encapsulation lock
US8067271B2 (en) * 2006-09-15 2011-11-29 Stats Chippac Ltd. Integrated circuit package system with encapsulation lock
JP2008085002A (en) * 2006-09-27 2008-04-10 Kanto Sanyo Semiconductors Co Ltd Semiconductor device and its manufacturing method
US7808089B2 (en) * 2007-12-18 2010-10-05 National Semiconductor Corporation Leadframe having die attach pad with delamination and crack-arresting features
US20090152683A1 (en) * 2007-12-18 2009-06-18 National Semiconductor Corporation Rounded die configuration for stress minimization and enhanced thermo-mechanical reliability
US9293395B2 (en) * 2014-03-19 2016-03-22 Freescale Semiconductor, Inc. Lead frame with mold lock structure
JP6130028B2 (en) * 2016-07-05 2017-05-17 株式会社三井ハイテック Resin sealing method of the laminated core

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371044A (en) * 1991-05-27 1994-12-06 Hitachi, Ltd. Method of uniformly encapsulating a semiconductor device in resin
US5578871A (en) * 1994-10-18 1996-11-26 Fierkens; Richard H. J. Integrated circuit package and method of making the same
US5623162A (en) * 1994-10-27 1997-04-22 Nec Corporation Lead frame having cut-out wing leads
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US6081029A (en) * 1998-03-12 2000-06-27 Matsushita Electronics Corporation Resin encapsulated semiconductor device having a reduced thickness and improved reliability

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4952999A (en) * 1988-04-26 1990-08-28 National Semiconductor Corporation Method and apparatus for reducing die stress
JPH0547979A (en) * 1991-08-21 1993-02-26 Nec Corp Resin-sealed semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371044A (en) * 1991-05-27 1994-12-06 Hitachi, Ltd. Method of uniformly encapsulating a semiconductor device in resin
US5578871A (en) * 1994-10-18 1996-11-26 Fierkens; Richard H. J. Integrated circuit package and method of making the same
US5623162A (en) * 1994-10-27 1997-04-22 Nec Corporation Lead frame having cut-out wing leads
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US6081029A (en) * 1998-03-12 2000-06-27 Matsushita Electronics Corporation Resin encapsulated semiconductor device having a reduced thickness and improved reliability

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050035435A1 (en) * 2001-08-30 2005-02-17 James Steven L. Method for fabricating semiconductor components using mold cavities having runners configured to minimize venting
US20050040506A1 (en) * 2001-08-30 2005-02-24 James Steven L. Semiconductor component having dummy segments with trapped corner air
US7186589B2 (en) 2001-08-30 2007-03-06 Micron Technology, Inc. Method for fabricating semiconductor components using mold cavities having runners configured to minimize venting
US7265453B2 (en) * 2001-08-30 2007-09-04 Micron Technology, Inc. Semiconductor component having dummy segments with trapped corner air

Also Published As

Publication number Publication date Type
US20010033011A1 (en) 2001-10-25 application
US6639306B2 (en) 2003-10-28 grant

Similar Documents

Publication Publication Date Title
US6355502B1 (en) Semiconductor package and method for making the same
US6979594B1 (en) Process for manufacturing ball grid array package
US6242281B1 (en) Saw-singulated leadless plastic chip carrier
US6489218B1 (en) Singulation method used in leadless packaging process
US6271580B1 (en) Leads under chip in conventional IC package
US6630729B2 (en) Low-profile semiconductor package with strengthening structure
US6621152B2 (en) Thin, small-sized power semiconductor package
US6927483B1 (en) Semiconductor package exhibiting efficient lead placement
US5964030A (en) Mold flow regulating dam ring
US5594234A (en) Downset exposed die mount pad leadframe and package
US6552428B1 (en) Semiconductor package having an exposed heat spreader
US6198163B1 (en) Thin leadframe-type semiconductor package having heat sink with recess and exposed surface
US6316837B1 (en) Area array type semiconductor package and fabrication method
US6437429B1 (en) Semiconductor package with metal pads
US6343019B1 (en) Apparatus and method of stacking die on a substrate
US6329706B1 (en) Leadframe using chip pad as heat conducting path and semiconductor package adopting the same
US6713849B2 (en) Semiconductor utilizing grooves in lead and tab portions of lead frame to prevent peel off between the lead frame and the resin
US6730544B1 (en) Stackable semiconductor package and method for manufacturing same
US5521428A (en) Flagless semiconductor device
US6208023B1 (en) Lead frame for use with an RF powered semiconductor
US6028356A (en) Plastic-packaged semiconductor integrated circuit
US6969640B1 (en) Air pocket resistant semiconductor package system
US6864566B2 (en) Duel die package
US6703696B2 (en) Semiconductor package
US5646831A (en) Electrically enhanced power quad flat pack arrangement