US20040032017A1 - Structure and method of stacking multiple semiconductor substrates of a composite semiconductor device - Google Patents
Structure and method of stacking multiple semiconductor substrates of a composite semiconductor device Download PDFInfo
- Publication number
- US20040032017A1 US20040032017A1 US10/331,023 US33102302A US2004032017A1 US 20040032017 A1 US20040032017 A1 US 20040032017A1 US 33102302 A US33102302 A US 33102302A US 2004032017 A1 US2004032017 A1 US 2004032017A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor substrate
- semiconductor
- alignment marks
- bonding pads
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
Definitions
- the present invention relates to a structure and method of stacking multiple semiconductor substrates of a composite semiconductor device, and more particularly, to a structure and method of stacking multiple semiconductor substrates of a composite semiconductor device which can align the semiconductor substrates when stacking and bonding the semiconductor substrates after fabricating two or more semiconductor devices of the composite semiconductor device on a semiconductor substrate.
- the semiconductor device has a memory device, such as DRAM (Dynamic Random Access Memory), SRAM (Static Random Access Memory), Flash EEPROM, EPROM or the like, and a logic device, which is formed on a semiconductor substrate.
- DRAM Dynamic Random Access Memory
- SRAM Static Random Access Memory
- Flash EEPROM Electrically Erasable programmable read-only memory
- the composite semiconductor device with a memory device and logic device is implemented as a single device by separately forming the memory device and the logic device on different semiconductor substrates and then stacking and joining these semiconductor substrates to form multiple substrates.
- FIG. 1 is a process chart showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the prior art. Referring to FIG. 1, a method for fabricating a memory device and a logic device on multiple semiconductor substrates according to the prior art will now be explained.
- a first interlayer insulating layer 11 is formed on a first semiconductor substrate 10 in which a memory device (not shown) is provided. Gate electrodes, source/drain electrodes of a memory cell transistor serving as a memory device is formed on the first semiconductor substrate 10 . Multiple poly-silicon layers and multiple metal wires forming bit lines, capacitors and the like of the memory cell transistor are formed on the first interlayer insulating layer 11 . Contact holes for electrically connecting source/drain regions of the memory cell transistor and via holes for connecting a metal wire to another metal wire are formed.
- first via holes 12 vertically connected with a final metal wire of the memory cell transistor are formed on the first interlayer insulating layer 11 and first bonding pads 13 connected with the first via holes 12 are formed on the first interlayer insulating layer 11 .
- a first protection layer 14 is formed on the structure with the first bonding pads 13 and then the first bonding pads 13 are exposed by selectively etching back the first protection layer 14 .
- a second interlayer insulating layer 21 is formed on a second semiconductor substrate 20 in which a logic device (not shown) is provided. Gate electrodes, source/drain electrodes of the logic transistor serving as a logic device are formed on the second semiconductor substrate 20 . Multiple metal wires of the logic transistor are formed on the second inter-insulating layer 21 . Contact holes for electrically connecting source/drain regions of the logic transistor and via holes for connecting a metal wire to another metal wire are formed. Next, second via holes 22 vertically connected with a final metal wire of the logic transistor are formed on the second interlayer insulating layer 21 and second bonding pads 23 connected with the second via holes 22 are formed on the second interlayer insulating layer 21 . A second protection layer 24 is formed on the structure with the second bonding pads 23 and then the second bonding pads 23 are exposed by selectively etching back the second protection layer 24 .
- the second semiconductor is turned upside down so as to join the first bonding pads 13 of the first semiconductor substrate 10 to the second bonding pads 23 of the second semiconductor substrate 20 and the first and second semiconductors 10 and 20 are stacked.
- the stacked first and second semiconductor substrates 10 and 20 are annealed at a temperature of 300° C. to 450° C., the first bonding pads 13 of the first semiconductor 10 and the second bonding pads 23 of the second semiconductor 20 are electrically connected.
- an object of the present invention to provide a structure for stacking multiple semiconductor substrates of a composite semiconductor device which can align the semiconductor substrates using align marks when joining bonding pads of semiconductor substrates and stacking them by providing the alignment marks as well as the bonding pads on the upper surface of the semiconductor substrates having two or more semiconductor devices of a composite semiconductor device formed thereon.
- a structure for stacking multiple semiconductor substrates of a composite semiconductor device wherein the composite semiconductor device has at least two semiconductor devices, the structure comprising: a first semiconductor substrate having a first interlayer insulating layer for a first semiconductor device, first via holes formed in the first interlayer insulating layer for connecting the first semiconductor device, first bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the first via holes and first alignment marks arranged on the outer periphery of the substrate; and a second semiconductor substrate having a second interlayer insulating layer for a second semiconductor device, second via holes formed on the second interlayer insulating layer for connecting the second semiconductor device, second bonding pads formed on the upper surface of the second interlayer insulating layer and connected with the second via holes and second alignment marks arranged on the outer periphery of the substrate; and wherein the first bonding pads of the first semiconductor substrate and the second bonding pads of the second semiconductor substrate are joined by aligning the first alignment marks
- a method of stacking multiple semiconductor substrates of a composite semiconductor device comprising the steps of: forming a first semiconductor substrate having a first inter-insulating layer for a first semiconductor device, first via holes formed in the first interlayer insulating layer for connecting the first semiconductor device, first bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the first via holes and first alignment marks arranged on the outer periphery of the substrate layer; forming a second semiconductor substrate having a second interlayer insulating layer for a second semiconductor device, second via holes formed in the second inter-insulating layer for connecting the second semiconductor device, second bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the second via holes and second alignment marks arranged on the outer periphery of the substrate; aligning the marks of the first semiconductor substrate and the marks of the second semiconductor substrate; and joining the first bonding pads of the first
- FIG. 1 is a process chart showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the prior art
- FIGS. 2 a to 2 c are process charts showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the present invention
- FIGS. 3 a and 3 b are a plane view and a vertical cross-sectional view showing alignment marks of the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- FIGS. 4 a and 4 b are a plane view and a vertical cross-sectional view showing an aligning method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention
- FIGS. 2 a to 2 c are process charts showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the present invention.
- a first semiconductor device of the composite semiconductor device is a memory device such as DRAM, SRAM or flash memory device and a second semiconductor device is a logic device.
- an inter-insulating layer 31 is formed on a first semiconductor substrate 30 on which a memory device (not shown) is provided. Gate electrodes, source/drain electrodes and the like of a memory cell transistor serving as a memory device is formed on the first semiconductor substrate 30 . Multiple poly-silicon layers and multiple metal wires forming bit lines, capacitors of the memory cell transistor are formed on the first interlayer insulating layer 31 . Contact holes for electrically connecting source/drain regions of the memory cell transistor and via holes for connecting a metal wire to another metal wire are formed. Next, first via holes 32 vertically connected with a final metal wire of the memory cell transistor are formed on the first inter-insulating layer 31 .
- first bonding pads 33 connected with the first via holes 32 are formed on the first interlayer insulating layer 31 and at the same time first align marks 34 are arranged on the periphery of the first semiconductor substrate 30 .
- the first bonding pads 33 and the first align marks 34 are made of metal and have a thickness of 10000 ⁇ to 15000 ⁇ .
- a first protection layer (not shown) is formed on the structure with the first bonding pads 33 and the first align marks 34 and then the first bonding pads 33 and the first align marks 34 are exposed by selectively etching back the first protection layer.
- a second inter-insulating layer 41 is formed on a second semiconductor substrate 40 in which a logic device (not shown) is provided. Gate electrodes, source/drain electrodes and the like of a logic transistor serving as a logic device are formed on the second semiconductor substrate 40 . Multiple metal wires of the logic transistor are formed on the second inter-insulating layer 41 . Contact holes for electrically connecting source/drain regions of the logic transistor and via holes for connecting a metal wire to another metal wire are formed. Next, second via holes 42 vertically connected with a final metal wire of the logic transistor are formed on the second inter-insulating layer 41 .
- second bonding pads 43 connected with the second via holes 42 are formed on the second inter-insulating layer 41 and at the same time second alignment marks 44 are arranged on the periphery of the second semiconductor substrate 40 .
- the second bonding pads 43 and the second alignment marks 44 are made of metal and have a thickness of 10000 ⁇ to 15000 ⁇ .
- a second protection layer (not shown) is formed on the structure with the second bonding pads 43 and the second align marks 44 and then the second bonding pads 43 and the second align marks 44 are exposed by selectively etching back the second protection layer.
- the first align marks 34 of the first semiconductor substrate 30 and the second align marks 44 of the second semiconductor substrate 40 are aligned using an alignment apparatus. Then, the aligned first bonding pads 33 of the first semiconductor substrate 30 and second bonding pads 43 of the second semiconductor substrate 40 are joined to connect the memory cell transistor of the first semiconductor substrate 30 and the logic transistor of the second semiconductor substrate 40 .
- the first and second semiconductor substrates 30 and 40 are annealed at a temperature of 300° C. to 450° C., the first bonding pads 32 of the first semiconductor 30 and the second bonding pads 42 of the second semiconductor 40 are electrically connected.
- the present invention can stack multiple semiconductor substrates without misalignment by joining bonding pads after separately forming a memory device and a logic device on different semiconductor substrates and aligning the semiconductor substrates using align marks formed on each of the substrates.
- the present invention can form alignment marks along with bonding pads in a final wiring process during the process of forming a memory device or logic device on a semiconductor substrate without a process for forming an alignment key on each semiconductor substrate corresponding to the alignment marks, thereby simplifying the fabrication process.
- FIGS. 3 a and 3 b are a plane view and a vertical cross-sectional view showing alignment marks of the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- pairs of first and second align marks 34 and 44 are fabricated on the periphery of the substrate in a fabrication process of the bonding pads of the first semiconductor substrate 30 and the second semiconductor substrate 40 .
- regions 35 and 45 On the semiconductor substrates 30 and 40 between the first and second alignment marks 34 and 44 is shown regions 35 and 45 , in which each semiconductor device, for example, a memory device and a logic device, are formed.
- FIGS. 4 a and 4 b are a plane view and a vertical cross-sectional view showing an aligning method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- the first and second alignment marks 34 and 44 are formed in a fabrication process of the bonding pads without additional processing.
- the first and second align marks 34 and 44 are formed symmetrically on the left and right sides of the outer periphery of the semiconductor substrates 30 and 40 .
- the first and second alignment marks 34 and 44 each have a size of 10 ⁇ m to 30 ⁇ m.
- the first and second alignment marks 34 and 44 are located at a distance more than 1 mm from the first and second bonding pads 33 and 44 of the semiconductor substrates 30 and 40 as shown in drawing (a) and are located inward 10 mm to 20 mm from the left and right side edges of the semiconductor substrates 30 and 40 as shown in drawing (b), thereby preventing wrong operation caused by the bonding pads during the alignment process.
- FIGS. 4 a and 4 b are a plane view and a vertical cross-sectional view showing an alignment method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- An alignment apparatus 50 aligns the first semiconductor substrate 30 by projecting X-rays having a wavelength of 4 ⁇ to 50 ⁇ toward the first alignment marks 34 existing on the first semiconductor substrate 30 using a X-ray projector 51 and detecting the X-rays reflected from the first alignment marks 34 by a X-ray detector 52 . If the reflected light of the first align marks 34 does not reach the X-ray detector 52 100%, the X-ray projector 51 is aligned laterally or vertically.
- the alignment apparatus 50 obtains the coordinate values of the first align marks 34 .
- the alignment apparatus 50 stores the coordinate values of the first align marks 34 of the first semiconductor substrate 30 aligned in a memory (not shown).
- the alignment apparatus 50 aligns the second alignment marks 44 of the second semiconductor substrate 40 using the coordinate values of the first alignment marks 34 stored in the memory as a reference value. That is, the second semiconductor substrate 40 is aligned by projecting X-rays having a wavelength of 4 ⁇ to 50 ⁇ toward the second alignment marks 44 existing on the second semiconductor substrate 40 using the X-ray projector 51 and detecting the X-rays reflected from the second alignment marks 44 by the X-ray detector 52 . If the reflected light of the second align marks 44 does not reach the X-ray detector 52 100%, the coordinate values of the second align marks 44 are obtained by aligning the X-ray projector 51 laterally or vertically and finding the position where the reflected light reaches 100%.
- the alignment apparatus 50 stores the coordinate values of the second alignment marks 44 of the second semiconductor substrate 40 in the memory.
- the alignment apparatus 50 aligns the first semiconductor substrate 30 and the second semiconductor substrate 40 by comparing the stored coordinate values of the first alignment marks 34 and the stored coordinate values of the second alignment marks 44 and moving the first semiconductor substrate 30 or the second semiconductor substrate 40 a distance as great as the difference between the coordinate values. For example, as shown in FIG. 4 b , if the first semiconductor substrate 30 is mounted on a fixed stage 54 and the second semiconductor substrate 40 is mounted on a movable stage 55 capable of alignment, the alignment apparatus 50 moves the movable stage 55 attached to the back surface of the second semiconductor substrate 40 by a vacuum a distance as great as the difference between the coordinate values of the first and second alignment marks 34 and 44 and aligns the first and second semiconductor substrates 30 and 40 .
- the first semiconductor substrate 30 and the second semiconductor substrate 40 are stacked and at the same time the semiconductor devices of the semiconductor substrates are electrically connected by joining the first bonding pads of the first semiconductor substrate 30 and second bonding pads of the second semiconductor substrate 40 by a thermal process.
- the present invention can align the semiconductor substrates using alignment marks when joining bonding pads of semiconductor substrates and stacking them by providing the alignment marks on the upper surface of the semiconductor substrates having two or more semiconductor devices of a composite semiconductor device formed thereon.
- the present invention can prevent a defective electric connection between the bonding pads caused by misalignment and thus improve product yield by aligning the semiconductor substrates using the alignment marks when implementing a composite semiconductor substrate by stacking multiple semiconductor substrates.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a structure and method of stacking multiple semiconductor substrates of a composite semiconductor device, and more particularly, to a structure and method of stacking multiple semiconductor substrates of a composite semiconductor device which can align the semiconductor substrates when stacking and bonding the semiconductor substrates after fabricating two or more semiconductor devices of the composite semiconductor device on a semiconductor substrate.
- 2. Description of the Related Art
- Recently, semiconductor devices used for a composite semiconductor device such as MML (Merged Memory and Logic), SOC (System on Chip) or the like in the field of system integrated circuits have made a rapid progress. Generally, the semiconductor device has a memory device, such as DRAM (Dynamic Random Access Memory), SRAM (Static Random Access Memory), Flash EEPROM, EPROM or the like, and a logic device, which is formed on a semiconductor substrate.
- In a fabrication method of such a composite semiconductor device, if the size of a memory increases, the overall size of the semiconductor device also increases since the memory device and the logic device area formed on the same semiconductor substrate. Therefore, there is a problem in developing various products such as a video controller mounted with a high capacity memory, a SRAM, a MCU (Micro Controller Unit) mounted with a flash memory. Also, it is difficult to optimize the logic device requiring a high speed because the composite semiconductor device is fabricated based a memory process.
- Hence, the composite semiconductor device with a memory device and logic device is implemented as a single device by separately forming the memory device and the logic device on different semiconductor substrates and then stacking and joining these semiconductor substrates to form multiple substrates.
- FIG. 1 is a process chart showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the prior art. Referring to FIG. 1, a method for fabricating a memory device and a logic device on multiple semiconductor substrates according to the prior art will now be explained.
- As shown in FIG. 1, a first
interlayer insulating layer 11 is formed on afirst semiconductor substrate 10 in which a memory device (not shown) is provided. Gate electrodes, source/drain electrodes of a memory cell transistor serving as a memory device is formed on thefirst semiconductor substrate 10. Multiple poly-silicon layers and multiple metal wires forming bit lines, capacitors and the like of the memory cell transistor are formed on the firstinterlayer insulating layer 11. Contact holes for electrically connecting source/drain regions of the memory cell transistor and via holes for connecting a metal wire to another metal wire are formed. Next, firstvia holes 12 vertically connected with a final metal wire of the memory cell transistor are formed on the firstinterlayer insulating layer 11 andfirst bonding pads 13 connected with thefirst via holes 12 are formed on the firstinterlayer insulating layer 11. Afirst protection layer 14 is formed on the structure with thefirst bonding pads 13 and then thefirst bonding pads 13 are exposed by selectively etching back thefirst protection layer 14. - Subsequently, a second
interlayer insulating layer 21 is formed on asecond semiconductor substrate 20 in which a logic device (not shown) is provided. Gate electrodes, source/drain electrodes of the logic transistor serving as a logic device are formed on thesecond semiconductor substrate 20. Multiple metal wires of the logic transistor are formed on the secondinter-insulating layer 21. Contact holes for electrically connecting source/drain regions of the logic transistor and via holes for connecting a metal wire to another metal wire are formed. Next,second via holes 22 vertically connected with a final metal wire of the logic transistor are formed on the secondinterlayer insulating layer 21 andsecond bonding pads 23 connected with thesecond via holes 22 are formed on the secondinterlayer insulating layer 21. Asecond protection layer 24 is formed on the structure with thesecond bonding pads 23 and then thesecond bonding pads 23 are exposed by selectively etching back thesecond protection layer 24. - As shown in FIG. 1, in order to connect each memory device and logic device formed on the
first semiconductor substrate 10 and thesecond semiconductor substrate 20, respectively, the second semiconductor is turned upside down so as to join thefirst bonding pads 13 of thefirst semiconductor substrate 10 to thesecond bonding pads 23 of thesecond semiconductor substrate 20 and the first andsecond semiconductors second semiconductor substrates first bonding pads 13 of thefirst semiconductor 10 and thesecond bonding pads 23 of thesecond semiconductor 20 are electrically connected. - Since a conventional stacking technique for multiple semiconductor substrates of a composite semiconductor device, as mentioned above, does not use a mask alignment key for joining the first and
second semiconductor substrates first bonding pads 13 and thesecond bonding pads 23 is caused, making it difficult to electrically connect thefirst bonding pads 13 and thesecond bonding pads 23. - It is, therefore, an object of the present invention to provide a structure for stacking multiple semiconductor substrates of a composite semiconductor device which can align the semiconductor substrates using align marks when joining bonding pads of semiconductor substrates and stacking them by providing the alignment marks as well as the bonding pads on the upper surface of the semiconductor substrates having two or more semiconductor devices of a composite semiconductor device formed thereon.
- It is another object of the present invention to provide a method of stacking multiple semiconductor substrates of a composite semiconductor device which can accurately align the multiple semiconductor substrates by joining bonding pads of the semiconductor substrates and stacking them after fabricating two or more semiconductor devices of the composite semiconductor device on the semiconductor substrates, forming alignment marks as well as the bonding pads on the upper surface of each semiconductor substrate and then aligning the semiconductor substrates using these alignment marks.
- In accordance with an aspect of the present invention, there is provided a structure for stacking multiple semiconductor substrates of a composite semiconductor device, wherein the composite semiconductor device has at least two semiconductor devices, the structure comprising: a first semiconductor substrate having a first interlayer insulating layer for a first semiconductor device, first via holes formed in the first interlayer insulating layer for connecting the first semiconductor device, first bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the first via holes and first alignment marks arranged on the outer periphery of the substrate; and a second semiconductor substrate having a second interlayer insulating layer for a second semiconductor device, second via holes formed on the second interlayer insulating layer for connecting the second semiconductor device, second bonding pads formed on the upper surface of the second interlayer insulating layer and connected with the second via holes and second alignment marks arranged on the outer periphery of the substrate; and wherein the first bonding pads of the first semiconductor substrate and the second bonding pads of the second semiconductor substrate are joined by aligning the first alignment marks of the first semiconductor substrate and the second alignment marks of the second semiconductor substrate.
- In accordance with another aspect of the present invention, there is provided a method of stacking multiple semiconductor substrates of a composite semiconductor device, wherein the composite semiconductor device has at least two semiconductor devices, the method comprising the steps of: forming a first semiconductor substrate having a first inter-insulating layer for a first semiconductor device, first via holes formed in the first interlayer insulating layer for connecting the first semiconductor device, first bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the first via holes and first alignment marks arranged on the outer periphery of the substrate layer; forming a second semiconductor substrate having a second interlayer insulating layer for a second semiconductor device, second via holes formed in the second inter-insulating layer for connecting the second semiconductor device, second bonding pads formed on the upper surface of the first interlayer insulating layer and connected with the second via holes and second alignment marks arranged on the outer periphery of the substrate; aligning the marks of the first semiconductor substrate and the marks of the second semiconductor substrate; and joining the first bonding pads of the first semiconductor substrate and the second bonding pads of the second semiconductor substrate.
- The above objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a process chart showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the prior art;
- FIGS. 2a to 2 c are process charts showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the present invention;
- FIGS. 3a and 3 b are a plane view and a vertical cross-sectional view showing alignment marks of the multiple semiconductor substrates of the composite semiconductor device according to the present invention; and
- FIGS. 4a and 4 b are a plane view and a vertical cross-sectional view showing an aligning method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention;
- A preferred embodiment of the present invention will now be described with reference to the accompanying drawings.
- FIGS. 2a to 2 c are process charts showing a method of stacking multiple semiconductor substrates of a composite semiconductor device according to the present invention. Referring to FIGS. 2a to 2 c, the stacking technique for multiple semiconductor substrates of a composite semiconductor device according to the present invention will be explained. In the present invention, a first semiconductor device of the composite semiconductor device is a memory device such as DRAM, SRAM or flash memory device and a second semiconductor device is a logic device.
- As shown in FIG. 2a, an
inter-insulating layer 31 is formed on afirst semiconductor substrate 30 on which a memory device (not shown) is provided. Gate electrodes, source/drain electrodes and the like of a memory cell transistor serving as a memory device is formed on thefirst semiconductor substrate 30. Multiple poly-silicon layers and multiple metal wires forming bit lines, capacitors of the memory cell transistor are formed on the firstinterlayer insulating layer 31. Contact holes for electrically connecting source/drain regions of the memory cell transistor and via holes for connecting a metal wire to another metal wire are formed. Next, firstvia holes 32 vertically connected with a final metal wire of the memory cell transistor are formed on the firstinter-insulating layer 31. Then,first bonding pads 33 connected with thefirst via holes 32 are formed on the firstinterlayer insulating layer 31 and at the same timefirst align marks 34 are arranged on the periphery of thefirst semiconductor substrate 30. Thefirst bonding pads 33 and thefirst align marks 34 are made of metal and have a thickness of 10000 Å to 15000 Å. - Though not shown in the drawings, a first protection layer (not shown) is formed on the structure with the
first bonding pads 33 and thefirst align marks 34 and then thefirst bonding pads 33 and thefirst align marks 34 are exposed by selectively etching back the first protection layer. - As shown in FIG. 2b, a second
inter-insulating layer 41 is formed on asecond semiconductor substrate 40 in which a logic device (not shown) is provided. Gate electrodes, source/drain electrodes and the like of a logic transistor serving as a logic device are formed on thesecond semiconductor substrate 40. Multiple metal wires of the logic transistor are formed on the secondinter-insulating layer 41. Contact holes for electrically connecting source/drain regions of the logic transistor and via holes for connecting a metal wire to another metal wire are formed. Next,second via holes 42 vertically connected with a final metal wire of the logic transistor are formed on the secondinter-insulating layer 41. Then,second bonding pads 43 connected with the second viaholes 42 are formed on the secondinter-insulating layer 41 and at the same time second alignment marks 44 are arranged on the periphery of thesecond semiconductor substrate 40. Thesecond bonding pads 43 and the second alignment marks 44 are made of metal and have a thickness of 10000 Å to 15000 Å. - Though not shown in the drawings, a second protection layer (not shown) is formed on the structure with the
second bonding pads 43 and the second align marks 44 and then thesecond bonding pads 43 and the second align marks 44 are exposed by selectively etching back the second protection layer. - As shown in FIG. 2c, the first align marks 34 of the
first semiconductor substrate 30 and the second align marks 44 of thesecond semiconductor substrate 40 are aligned using an alignment apparatus. Then, the alignedfirst bonding pads 33 of thefirst semiconductor substrate 30 andsecond bonding pads 43 of thesecond semiconductor substrate 40 are joined to connect the memory cell transistor of thefirst semiconductor substrate 30 and the logic transistor of thesecond semiconductor substrate 40. When the first andsecond semiconductor substrates first bonding pads 32 of thefirst semiconductor 30 and thesecond bonding pads 42 of thesecond semiconductor 40 are electrically connected. - Accordingly, the present invention can stack multiple semiconductor substrates without misalignment by joining bonding pads after separately forming a memory device and a logic device on different semiconductor substrates and aligning the semiconductor substrates using align marks formed on each of the substrates.
- Also, the present invention can form alignment marks along with bonding pads in a final wiring process during the process of forming a memory device or logic device on a semiconductor substrate without a process for forming an alignment key on each semiconductor substrate corresponding to the alignment marks, thereby simplifying the fabrication process.
- After joining the
bonding pads second semiconductor substrates second semiconductor substrate 40. - FIGS. 3a and 3 b are a plane view and a vertical cross-sectional view showing alignment marks of the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- As shown in FIGS. 3a and 3 b, pairs of first and second align marks 34 and 44 are fabricated on the periphery of the substrate in a fabrication process of the bonding pads of the
first semiconductor substrate 30 and thesecond semiconductor substrate 40. On thesemiconductor substrates - FIGS. 4a and 4 b are a plane view and a vertical cross-sectional view showing an aligning method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- Referring to FIG. 4a, the first alignment marks 34 of the
first semiconductor substrate 30 and the second alignment marks 44 of thesecond semiconductor substrate 40 will be further explained before explaining the alignment method of the present invention. - The first and second alignment marks34 and 44 are formed in a fabrication process of the bonding pads without additional processing. The first and second align marks 34 and 44 are formed symmetrically on the left and right sides of the outer periphery of the
semiconductor substrates second bonding pads semiconductor substrates semiconductor substrates - FIGS. 4a and 4 b are a plane view and a vertical cross-sectional view showing an alignment method for the multiple semiconductor substrates of the composite semiconductor device according to the present invention.
- An
alignment apparatus 50 aligns thefirst semiconductor substrate 30 by projecting X-rays having a wavelength of 4 Å to 50 Å toward the first alignment marks 34 existing on thefirst semiconductor substrate 30 using aX-ray projector 51 and detecting the X-rays reflected from the first alignment marks 34 by aX-ray detector 52. If the reflected light of the first align marks 34 does not reach theX-ray detector 52 100%, theX-ray projector 51 is aligned laterally or vertically. That is, if the first alignment marks 34 of theX-ray projector 51 are not accurately aligned, the light source of the X-rays projected from theX-ray projector 51 is strongly absorbed into the air or is reflected onto the first inter-insulating layer of thefirst semiconductor substrate 30 having a different reflectivity. In this case, the reflected light of the first align marks 34 does not reach theX-ray detector 52 100%. Thus theX-ray projector 51 is aligned to find the position where the amount of light reflected is 100%. Then, thealignment apparatus 50 obtains the coordinate values of the first align marks 34. - The
alignment apparatus 50 stores the coordinate values of the first align marks 34 of thefirst semiconductor substrate 30 aligned in a memory (not shown). - The
alignment apparatus 50 aligns the second alignment marks 44 of thesecond semiconductor substrate 40 using the coordinate values of the first alignment marks 34 stored in the memory as a reference value. That is, thesecond semiconductor substrate 40 is aligned by projecting X-rays having a wavelength of 4 Å to 50 Å toward the second alignment marks 44 existing on thesecond semiconductor substrate 40 using theX-ray projector 51 and detecting the X-rays reflected from the second alignment marks 44 by theX-ray detector 52. If the reflected light of the second align marks 44 does not reach theX-ray detector 52 100%, the coordinate values of the second align marks 44 are obtained by aligning theX-ray projector 51 laterally or vertically and finding the position where the reflected light reaches 100%. - The
alignment apparatus 50 stores the coordinate values of the second alignment marks 44 of thesecond semiconductor substrate 40 in the memory. - The
alignment apparatus 50 aligns thefirst semiconductor substrate 30 and thesecond semiconductor substrate 40 by comparing the stored coordinate values of the first alignment marks 34 and the stored coordinate values of the second alignment marks 44 and moving thefirst semiconductor substrate 30 or the second semiconductor substrate 40 a distance as great as the difference between the coordinate values. For example, as shown in FIG. 4b, if thefirst semiconductor substrate 30 is mounted on a fixedstage 54 and thesecond semiconductor substrate 40 is mounted on amovable stage 55 capable of alignment, thealignment apparatus 50 moves themovable stage 55 attached to the back surface of thesecond semiconductor substrate 40 by a vacuum a distance as great as the difference between the coordinate values of the first and second alignment marks 34 and 44 and aligns the first andsecond semiconductor substrates - Then, the
first semiconductor substrate 30 and thesecond semiconductor substrate 40 are stacked and at the same time the semiconductor devices of the semiconductor substrates are electrically connected by joining the first bonding pads of thefirst semiconductor substrate 30 and second bonding pads of thesecond semiconductor substrate 40 by a thermal process. - As explained above, the present invention can align the semiconductor substrates using alignment marks when joining bonding pads of semiconductor substrates and stacking them by providing the alignment marks on the upper surface of the semiconductor substrates having two or more semiconductor devices of a composite semiconductor device formed thereon.
- Accordingly, the present invention can prevent a defective electric connection between the bonding pads caused by misalignment and thus improve product yield by aligning the semiconductor substrates using the alignment marks when implementing a composite semiconductor substrate by stacking multiple semiconductor substrates.
- It will be apparent to those skilled in the art that various modifications can be made to the present invention without deviating from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modification of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (11)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0047783 | 2002-08-13 | ||
KR2002-47783 | 2002-08-13 | ||
KR10-2002-0047783A KR100475716B1 (en) | 2002-08-13 | 2002-08-13 | Structure and method for stacking multi-wafer of merged memory and logic device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040032017A1 true US20040032017A1 (en) | 2004-02-19 |
US6774477B2 US6774477B2 (en) | 2004-08-10 |
Family
ID=31713116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/331,023 Expired - Lifetime US6774477B2 (en) | 2002-08-13 | 2002-12-27 | Structure and method of stacking multiple semiconductor substrates of a composite semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US6774477B2 (en) |
KR (1) | KR100475716B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080309314A1 (en) * | 2007-06-15 | 2008-12-18 | Taejin Technology Co., Ltd. | Voltage regulator and method of manufacturing the same |
GB2485960A (en) * | 2009-10-15 | 2012-05-30 | Shell Int Research | Distributed acoustic sensing with fiber bragg gratings |
CN109545764A (en) * | 2018-11-14 | 2019-03-29 | 长江存储科技有限责任公司 | Three-dimensional storage and its manufacturing method |
US20220102304A1 (en) * | 2020-05-25 | 2022-03-31 | Nanya Technology Corporation | Method of forming semiconductor structure |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100567911B1 (en) * | 2004-11-23 | 2006-04-05 | 매그나칩 반도체 유한회사 | Method of align wafer |
TWI261733B (en) * | 2004-12-28 | 2006-09-11 | Ind Tech Res Inst | Alignment method of using alignment marks on wafer edge |
US7410884B2 (en) * | 2005-11-21 | 2008-08-12 | Intel Corporation | 3D integrated circuits using thick metal for backside connections and offset bumps |
US7525140B2 (en) * | 2005-12-14 | 2009-04-28 | Intel Corporation | Integrated thin film capacitors with adhesion holes for the improvement of adhesion strength |
TWI293499B (en) | 2006-01-25 | 2008-02-11 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
TWI287273B (en) * | 2006-01-25 | 2007-09-21 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
CN101543144B (en) * | 2007-03-14 | 2012-12-05 | 松下电器产业株式会社 | Recognition mark, and circuit substrate manufacturing method |
US7875529B2 (en) | 2007-10-05 | 2011-01-25 | Micron Technology, Inc. | Semiconductor devices |
KR100962229B1 (en) | 2008-03-03 | 2010-06-11 | 오춘식 | Semiconductor device and method for fabricating the same |
US11862599B2 (en) | 2021-03-26 | 2024-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding to alignment marks with dummy alignment marks |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5952132A (en) * | 1997-09-12 | 1999-09-14 | Taiwan Semiconductor Mfg. Co. | Method for forming a stepper focus pattern through determination of overlay error |
US6127075A (en) * | 1998-09-08 | 2000-10-03 | Mosel Vitelic Incorporated | Method for checking accuracy of a measuring instrument for overlay registration |
US6218200B1 (en) * | 2000-07-14 | 2001-04-17 | Motorola, Inc. | Multi-layer registration control for photolithography processes |
US6686222B2 (en) * | 2001-05-18 | 2004-02-03 | Kabushiki Kaisha Toshiba | Stacked semiconductor device manufacturing method |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5149671A (en) * | 1990-12-03 | 1992-09-22 | Grumman Aerospace Corporation | Method for forming multilayer indium bump contact |
DE4219774C1 (en) * | 1992-06-17 | 1994-01-27 | Mannesmann Kienzle Gmbh | Method and device for stacking substrates to be bonded together |
KR0179921B1 (en) * | 1996-05-17 | 1999-03-20 | 문정환 | Stacked semiconductor package |
US6278193B1 (en) * | 1998-12-07 | 2001-08-21 | International Business Machines Corporation | Optical sensing method to place flip chips |
US6285203B1 (en) * | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
JP3750444B2 (en) * | 1999-10-22 | 2006-03-01 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP4618859B2 (en) * | 2000-10-10 | 2011-01-26 | 東レエンジニアリング株式会社 | Laminated wafer alignment method |
JP4091838B2 (en) * | 2001-03-30 | 2008-05-28 | 富士通株式会社 | Semiconductor device |
-
2002
- 2002-08-13 KR KR10-2002-0047783A patent/KR100475716B1/en active IP Right Grant
- 2002-12-27 US US10/331,023 patent/US6774477B2/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5952132A (en) * | 1997-09-12 | 1999-09-14 | Taiwan Semiconductor Mfg. Co. | Method for forming a stepper focus pattern through determination of overlay error |
US6127075A (en) * | 1998-09-08 | 2000-10-03 | Mosel Vitelic Incorporated | Method for checking accuracy of a measuring instrument for overlay registration |
US6218200B1 (en) * | 2000-07-14 | 2001-04-17 | Motorola, Inc. | Multi-layer registration control for photolithography processes |
US6686222B2 (en) * | 2001-05-18 | 2004-02-03 | Kabushiki Kaisha Toshiba | Stacked semiconductor device manufacturing method |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080309314A1 (en) * | 2007-06-15 | 2008-12-18 | Taejin Technology Co., Ltd. | Voltage regulator and method of manufacturing the same |
US7999525B2 (en) * | 2007-06-15 | 2011-08-16 | Taejin Technology Co., Ltd. | Voltage regulator and method of manufacturing the same |
GB2485960A (en) * | 2009-10-15 | 2012-05-30 | Shell Int Research | Distributed acoustic sensing with fiber bragg gratings |
GB2485960B (en) * | 2009-10-15 | 2014-08-20 | Shell Int Research | Distributed acoustic sensing with fiber bragg gratings |
CN109545764A (en) * | 2018-11-14 | 2019-03-29 | 长江存储科技有限责任公司 | Three-dimensional storage and its manufacturing method |
US20220102304A1 (en) * | 2020-05-25 | 2022-03-31 | Nanya Technology Corporation | Method of forming semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
KR20040015512A (en) | 2004-02-19 |
KR100475716B1 (en) | 2005-03-10 |
US6774477B2 (en) | 2004-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11876049B2 (en) | Bonding alignment marks at bonding interface | |
US6774477B2 (en) | Structure and method of stacking multiple semiconductor substrates of a composite semiconductor device | |
US6930382B2 (en) | Semiconductor device and method of manufacturing the same | |
JP5246831B2 (en) | Electronic device and method of forming the same | |
US7301218B2 (en) | Parallel capacitor of semiconductor device | |
US7105381B2 (en) | Wafer alignment method | |
US11114414B2 (en) | Wafer structure with capacitive chip interconnection, method for manufacturing the same, and chip structure with capacitive chip interconnection | |
US20100093169A1 (en) | Through substrate via process | |
US20210035805A1 (en) | Method And Apparatus For Determining Expansion Compensation In Photoetching Process, And Method For Manufacturing Device | |
US11562976B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20110050208A (en) | Stack type semiconductor device having different backside structure chips and electronic apparatus including the same | |
US20230307413A1 (en) | Methods for multi-wafer stacking and dicing | |
US6544866B2 (en) | Semiconductor device fabricated on multiple substrate | |
KR101060699B1 (en) | Wafer alignment device and method | |
US6853050B2 (en) | Semiconductor device with fuse box and method for fabricating the same | |
EP4156260A1 (en) | Topological crack stop (tcs) passivation layer | |
US20220278054A1 (en) | Semiconductor structure and manufacturing method of semiconductor structure | |
US20200118964A1 (en) | Method of aligning wafers, method of bonding wafers using the same, and apparatus for performing the same | |
JP2002299203A (en) | Method for fabricating semiconductor device | |
KR100583948B1 (en) | Semconductor device and method thereof | |
CN116613080A (en) | Semiconductor device and method for manufacturing the same | |
JPH08250683A (en) | Semiconductor integrated circuit device | |
JPH08250682A (en) | Semiconductor integrated circuit | |
JP2002026098A (en) | Method for fabricating semiconductor device and semiconductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, IL-SEOK;REEL/FRAME:013620/0473 Effective date: 20021113 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649 Effective date: 20041004 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530 Effective date: 20041223 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MAGNACHIP SEMICONDUCTOR LTD.,KOREA, DEMOCRATIC PEO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION;REEL/FRAME:024563/0807 Effective date: 20100527 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MAGNACHIP SEMICONDUCTOR LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE BY SECURED PARTY;ASSIGNOR:US BANK NATIONAL ASSOCIATION;REEL/FRAME:034469/0001 Effective date: 20100527 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CARTHAGE SILICON INNOVATIONS LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:046182/0545 Effective date: 20180622 |