US20020164834A1 - Monolithic bypass-diode and solar-cell string assembly - Google Patents
Monolithic bypass-diode and solar-cell string assembly Download PDFInfo
- Publication number
- US20020164834A1 US20020164834A1 US10/134,191 US13419102A US2002164834A1 US 20020164834 A1 US20020164834 A1 US 20020164834A1 US 13419102 A US13419102 A US 13419102A US 2002164834 A1 US2002164834 A1 US 2002164834A1
- Authority
- US
- United States
- Prior art keywords
- layer
- solar cell
- assembly
- dopant
- bypass diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002019 doping agent Substances 0.000 claims abstract description 52
- 238000000034 method Methods 0.000 claims abstract description 32
- 238000000151 deposition Methods 0.000 claims abstract description 23
- 238000005530 etching Methods 0.000 claims abstract description 11
- 210000004027 cell Anatomy 0.000 claims description 150
- 239000000758 substrate Substances 0.000 claims description 55
- 210000004692 intercellular junction Anatomy 0.000 claims description 12
- 239000010410 layer Substances 0.000 description 163
- 239000000463 material Substances 0.000 description 19
- 239000004065 semiconductor Substances 0.000 description 13
- 238000000429 assembly Methods 0.000 description 11
- 230000000712 assembly Effects 0.000 description 11
- 229910052732 germanium Inorganic materials 0.000 description 9
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 9
- 238000001465 metallisation Methods 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 238000002955 isolation Methods 0.000 description 8
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 7
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 230000008878 coupling Effects 0.000 description 5
- 238000010168 coupling process Methods 0.000 description 5
- 238000005859 coupling reaction Methods 0.000 description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910000807 Ga alloy Inorganic materials 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 3
- 229910000846 In alloy Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052787 antimony Inorganic materials 0.000 description 3
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 229910052733 gallium Inorganic materials 0.000 description 3
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/142—Energy conversion devices
- H01L27/1421—Energy conversion devices comprising bypass diodes integrated or directly associated with the device, e.g. bypass diode integrated or formed in or on the same substrate as the solar cell
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B64—AIRCRAFT; AVIATION; COSMONAUTICS
- B64G—COSMONAUTICS; VEHICLES OR EQUIPMENT THEREFOR
- B64G1/00—Cosmonautic vehicles
- B64G1/22—Parts of, or equipment specially adapted for fitting in or to, cosmonautic vehicles
- B64G1/42—Arrangements or adaptations of power supply systems
- B64G1/44—Arrangements or adaptations of power supply systems using radiation, e.g. deployable solar arrays
- B64G1/443—Photovoltaic cell arrays
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
Definitions
- the present invention relates to devices and methods for making semiconductor devices, and in particular to a device and method for making monolithic bypass-diodes and solar-cell string assemblies.
- Solar cells are used in various technologies to provide power to other electronic assemblies. Satellites, calculators, and power systems are all examples of solar cell usage.
- a solar cell is a p-n junction created over a large area on a semiconductor substrate.
- Solar cells are typically long-life devices, but can have their efficiency reduced or destroyed by reverse biasing of the solar cell junction.
- bypass diodes are used to allow current to flow in an anti-parallel direction to the current flow through the solar cell junction.
- Bypass diodes are typically formed using an isolated island structure and/or created in a recess of the back (reverse) of the solar cell substrate, and connected to the solar cell using additional wiring and/or additional metallization on the solar cell substrate.
- additional wiring and/or additional metallization creates new failure points for solar cells, as well as adding to the weight and complexity of the solar cell structure. Additional weight and failure mechanisms are unacceptable in a spacecraft environment, because of the extreme additional costs involved. Further, additional metallization obscures the solar cell from receiving incident light, which reduces the efficiency of the solar cell structure.
- FIGS. 1 A- 1 B illustrate a related art device that integrates bypass diodes with solar cells.
- FIG. 1A illustrates a cross-sectional view of a semiconductor device.
- Assembly 100 comprises solar cell 102 and bypass diode 104 .
- Solar cell 102 utilizes an n-doped substrate 106 and a coupled p-doped layer 108 .
- Substrate 106 and layer 108 are coupled electrically, such that a depletion layer is created between substrate 106 and layer 108 .
- the method of coupling can be, for example, deposition of layer 108 on substrate 106 , diffusion of p-type carriers into substrate 106 to form layer 108 , chemical vapor deposition of layer 108 , epitaxial growth of layer 108 on substrate 106 , or other methods.
- Bypass diode 104 utilizes a p-doped layer 110 and an n-doped layer 112 to create a separate p-n junction.
- Layer 110 is electrically coupled to substrate 106 , and is isolated from layer 108 by a dielectric isolation layer 114 .
- External connections 116 and 118 are complemented by metallization connections 120 and 122 to create the solar cell/bypass diode assembly 100 .
- FIG. 1A A more extensive description of the device illustrated in FIG. 1A can be found in U.S. Pat. No. 4,759,803, issued Jul. 26, 1988, which is herein incorporated by reference.
- FIG. 1B illustrates a schematic diagram for assembly 100 .
- Bypass diode 104 and solar cell 102 are connected in an anti-parallel configuration, with external connections 116 and 118 shown, in order to connect the assembly 100 to other assemblies 100 .
- the limitations of the assembly 100 shown in FIG. 1A is that there is a third p-n junction in the assembly, namely, that created by the coupling of layer 110 and substrate 106 . Further, the active area of the solar cell 102 , shown as area 124 , is reduced by the physical size of isolation layer 114 and the presence of bypass diode 104 . Since the active area 124 of the solar cell is smaller than without bypass diode 104 , a larger number of solar cells 102 will be required to produce a given amount of power. The assembly also uses a large metallization area, namely 120 and 122 , which makes processing the assembly 100 more difficult, and reduces the yield because of the failures of the interconnections 120 and 122 .
- the present invention discloses a method, and apparatus for providing a bypass diode and solar cell string assembly.
- the assembly is monolithic and uses standardized semiconductor processing techniques to produce a bypass diode on the solar cell substrate.
- the method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.
- the apparatus comprises a first layer having a first type of dopant, a second layer having a second type of dopant opposite to the first type of dopant, wherein the first layer and the second layer form a solar cell, a third layer, coupled to the second layer, and a fourth layer, coupled to the third layer, the third layer and the fourth layer forming a bypass diode.
- the present invention provides a solar cell that has an integrated bypass diode.
- the present invention also provides a solar cell that has a bypass diode that minimizes the need for additional wiring and/or metallization interconnects, as well as minimizing the weight and failure points for solar cell devices.
- FIGS. 1 A- 1 B illustrate a related art device that integrates bypass diodes with solar cells
- FIGS. 2 A- 2 B illustrate a device in accordance with the present invention that integrates bypass diodes with solar cells
- FIGS. 3 A- 3 B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention
- FIGS. 4 A- 4 B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention
- FIG. 5 illustrates a connection strategy for the devices made as described in FIGS. 3A and 4A;
- FIG. 6 illustrates the interconnection schema required by the related art
- FIG. 7 illustrates the interconnection schema used by the present invention
- FIG. 8 illustrates a completed structure in accordance with the present invention
- FIG. 9 illustrates a schematic for the structure described in FIG. 8.
- FIG. 10 is a flow chart showing the operations used to practice one embodiment of the present invention.
- the present invention monolithically incorporates a bypass diode into a solar cell assembly.
- the present invention creates the bypass diode without complex processing steps, which increases the yield for the finished device.
- the back side of the solar cell is preferably formed with a honeycomb pattern of recesses to reduce the weight of the solar cell while maintaining mechanical strength.
- the recesses that receive bypass diodes preferably have a rectangular shape that better accommodates the bypass diode.
- FIGS. 2 A- 2 B illustrate a device in accordance with the present invention that integrates bypass diodes with solar cells.
- FIG. 2A shows assembly 200 , comprising solar cell 202 and bypass diode 204 .
- Solar cell 202 utilizes an p-doped substrate 206 and a coupled n-doped layer 208 .
- substrate 206 is shown as a wafer, substrate 206 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 2A.
- solar cell 202 although shown as a single junction cell, can be a two junction solar cell 202 , a three junction solar cell 202 , or an n-junction solar cell 202 , where n is any number.
- the present invention is not limited to single junction solar cells 202 .
- Substrate 206 and layer 208 are coupled electrically, such that a depletion layer is created between substrate 206 and layer 208 .
- the method of coupling can be, for example, deposition of layer 208 on substrate 206 , diffusion of n-type carriers into substrate 206 to form layer 208 , chemical vapor deposition of layer 208 , epitaxial growth of layer 208 on substrate 206 , or other methods.
- Substrate 206 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials.
- Bypass diode 204 comprises a multilayer diode structure, having layers 210 - 216 .
- Layer 210 is a highly n-doped (n++) layer, and is coupled to layer 208 .
- Layer 212 is a highly p-doped (p++) layer, layer 214 is a p-doped layer, and layer 216 is an n-doped layer.
- Layer 210 is used as a tunnel junction to connect to contact 218 .
- Layers 214 and 216 create a p-n junction, and comprise the bypass diode 204 .
- the present invention envisions multiple bypass diodes 204 manufactured for a given solar cell 202 .
- bypass diode 204 provides redundancy for a solar cell 202 .
- Bypass diode 204 is typically gallium arsenide or a III-V semiconductor structure, such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, other ternary or quaternary combinations of semiconductor materials, or other materials.
- Electrical contact 220 is coupled to substrate 206 , and electrical interconnect 222 is deposited on isolation layer 224 such that electrical interconnect 222 couples layer 216 with substrate 206 .
- Substrate 206 has a low electrical resistivity, and, as such, electrical interconnect 222 is effectively coupled to the electrical contact 220 on the bottom (back) of substrate 206 .
- electrical interconnect 222 can be formed using a wrap-around tab contact to connect layer 216 to substrate 206 .
- Isolation layer 224 can be formed by hard dielectrics, such as oxides and nitrides, or by soft dielectrics, such as polyimides, or other methods.
- the layers 208 - 216 , contacts 218 - 220 , and interconnect 222 are defined lithographically and etched using any standard etching method to determine the geometric shapes desired for each of the elements of the assembly 200 .
- additional layers can be used to assist in the photolithographic and/or manufacturing processes, such as stop etch layers, etc., which are additional layers within the assembly 200 that control the etching of specific areas of the assembly 200 .
- Active area 226 for solar cell 202 is now much larger, which results in a solar cell 202 that can generate more power for a given area.
- the assembly 200 can be made using standard fabrication techniques, and does not require etching or other removal of material from the back of the solar cell 202 to install hybrid discrete bypass diodes 204 .
- an n-doped substrate 206 with appropriately doped layers 208 - 214 , can also be used in accordance with the present invention.
- FIG. 2B illustrates a schematic diagram for assembly 200 .
- Bypass diode 204 and solar cell 202 are connected in an anti-parallel configuration, with external connections 218 and 220 shown, in order to connect the assembly 200 to other assemblies 200 .
- FIGS. 3 A- 3 B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention.
- FIG. 3A shows assembly 300 , comprising solar cell 302 and bypass diode 304 .
- Solar cell 302 utilizes an p-doped substrate 306 and a coupled n-doped layer 308 .
- Substrate 306 and layer 308 are coupled electrically, such that a depletion layer is created between substrate 306 and layer 308 .
- the method of coupling can be, for example, deposition of layer 308 on substrate 306 , diffusion of n-type carriers into substrate 306 to form layer 308 , chemical vapor deposition of layer 308 , epitaxial growth of layer 308 on substrate 306 , or other methods.
- Substrate 306 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InIP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials.
- InIP indium phosphide
- GaAs gallium arsenide
- GaP gallium phosphide
- GaInP gallium indium phosphide
- substrate 306 is shown as a wafer, substrate 306 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 3A.
- solar cell 302 although shown as a single junction cell, can be a two junction solar cell 302 , a three junction solar cell 302 , or an n-junction solar cell 302 , where n is any number.
- the present invention is not limited to single junction solar cells 302 .
- Bypass diode 304 comprises layers 310 - 312 .
- Layer 310 is a highly n-doped (n++) layer, and is coupled to layer 308 .
- Layer 312 is a p-doped layer and is coupled to layer 310 .
- a single bypass diode 304 is shown, the present invention envisions multiple bypass diodes 304 manufactured for a given solar cell 302 . Multiple bypass diodes 304 provide redundancy for a solar cell 302 .
- Bypass diode 304 is typically gallium arsenide or a III-V semiconductor structure such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, ternary or quaternary combinations of semiconductor materials, or other materials.
- assembly 300 contains three contacts, namely contacts 314 - 318 .
- Assembly 300 now only involves the deposition of a single layer, namely layer 312 , to create the bypass diode 304 .
- Etching and photolithographical techniques then define the layers 306 - 312 for proper attachment of the contacts 314 - 318 .
- the simpler processing steps used to create the assembly 300 of the present invention increases the yield for the devices, and also reduces costs during the production run for assembly 300 .
- additional layers can be used to assist in the photolithographic and/or manufacturing processes, such as stop etch layers, etc., which are additional layers within the assembly 300 that control the etching of specific areas of the assembly 300 .
- an n-doped substrate 306 with appropriately doped layers 308 - 312 , can also be used in accordance with the present invention.
- FIG. 3B is a schematic diagram for the assembly 300 illustrated in FIG. 3A. Since there are now three contacts 314 - 318 , solar cell 302 and bypass diode 304 are no longer connected in an anti-parallel technique as in the assemblies 100 and 200 . However, bypass diode 304 for a given solar cell 302 is connected to a solar cell of a different assembly 300 to create the anti-parallel connections required to provide the reverse bias protection for the assembly 300 . The connection for such a structure is discussed with respect to FIG. 5.
- FIGS. 4 A- 4 B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention.
- FIG. 4A shows assembly 400 , comprising solar cell 402 and bypass diode 404 .
- Solar cell 402 utilizes an p-doped substrate 406 and a coupled n-doped layer 408 .
- Substrate 406 and layer 408 are coupled electrically, such that a depletion layer is created between substrate 406 and layer 408 .
- the method of coupling can be, for example, deposition of layer 408 on substrate 406 , diffusion of n-type carriers into substrate 406 to form layer 408 , chemical vapor deposition of layer 408 , epitaxial growth of layer 408 on substrate 406 , or other methods.
- Substrate 406 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials. Although substrate 406 is shown as a wafer, substrate 406 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 4A.
- solar cell 402 although shown as a single junction cell, can be a two junction solar cell 402 , a three junction solar cell 402 , or an n-junction solar cell 402 , where n is any number.
- the present invention is not limited to single junction solar cells 402 .
- Bypass diode 404 comprises layers 410 - 414 .
- Layer 410 is a highly n-doped (n++) layer, and is coupled to layer 408 .
- Layer 412 is an n-doped layer and is coupled to layer 310
- layer 414 is an p-doped layer and is coupled to layer 412 .
- Layers 412 - 414 create a p-n junction, and comprise the bypass diode 404 .
- Bypass diode 404 is typically gallium arsenide or a III-V semiconductor structure such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, ternary or quaternary combinations of semiconductor materials, or other materials.
- assembly 400 contains three contacts, namely contacts 416 - 420 .
- Assembly 400 now only involves the deposition of a two additional layers, namely layers 412 and 414 , to create the bypass diode 404 .
- Etching and photolithographical techniques then define the layers 406 - 414 for proper attachment of the contacts 416 - 420 .
- the simpler processing steps used to create the assembly 400 of the present invention increases the yield for the devices, and also reduces costs during the production run for assembly 300 .
- Layer 414 contains a lower dopant density (p instead of p++) to provide a lower leakage current in the bypass diode 404 , which increases the efficiency of the overall assembly 400 .
- an n-doped substrate 406 can also be used in accordance with the present invention.
- FIG. 4B is a schematic diagram for the assembly 400 illustrated in FIG. 3A. Since there are now three contacts 416 - 420 , solar cell 402 and bypass diode 404 are no longer connected in an anti-parallel technique as in the assemblies 100 and 200 . However, bypass diode 404 for a given solar cell 402 is connected to a solar cell of a different assembly 400 to create the anti-parallel connections required to provide the reverse bias protection for the assembly 400 . The connection for such a structure is discussed with respect to FIG. 5.
- FIG. 5 illustrates a connection strategy for the devices made as described in FIGS. 3A and 4A.
- a series of a number (i) assemblies 400 are connected as shown in FIG. 5.
- Each assembly 400 is numbered, e.g., 1 , 2 , . . . i.
- the contact 418 of the first assembly is coupled to contact 416 of the second assembly 400 , which electrically connects the cathode of solar cell 402 and the anode of bypass diode 404 of the first assembly 400 to the anode of solar cell 402 of the second assembly.
- each bypass diode 404 protects the solar cell 402 of the assembly 400 adjacent.
- the first assembly 400 and the ith assembly 400 can be connected as shown in FIG. 5, such that the ith bypass diode 404 protects the first solar cell 402 .
- the ith bypass diode 404 can also protect a different solar cell 402 , e.g., a solar cell 402 in a different series string of assemblies 400 .
- the interconnect schema shown in FIG. 5 provides protection for each solar cell 400 in the string of solar cells 402 . This type of interconnection, along with the assembly structure shown in FIGS. 3A and 4A, eliminates the isolation requirement within each assembly 300 and 400 , thus decreasing the complexity of the manufacture of the assemblies 300 and 400 .
- FIG. 6 illustrates the interconnection schema required by the related art.
- Solar cells 600 and bypass diodes 602 are physically connected by mounting bypass diodes 602 on the rear (non-illuminated) portion of solar cells 600 .
- String connection 604 couples one solar cell 600 to another solar cell 600 , which places solar cells 600 in a series connection to produced a desired output voltage from solar cells 600 .
- solder contact 604 and wrap-around connection 606 must be used to electrically connect the bypass diode 604 to the solar cell 600 .
- insulator 608 must be positioned to prevent electrical shorting between the layers within solar cell 600 and the layers of bypass diode 602 . Additional information regarding the solar cells 600 and bypass diodes 602 shown in FIG. 6 can be found in commonly assigned U.S. Pat. No. 5,616,185, issued Apr. 1, 1997, which is hereby incorporated by reference.
- FIG. 7 illustrates the interconnection schema used by the present invention.
- the embodiment of the present invention shown in FIG. 2 does not require the bypass diode to be connected externally to the solar cell, since metallization on the assembly connects the bypass diode to the solar cell properly.
- solar cell 700 and bypass diode 702 are connected using contact 704 .
- String connection 706 is again used to series connect one solar cell 700 to another solar cell 700 to produce the proper voltage for the string.
- the present invention eliminates the need for solder connections between the bypass diode 702 and the solar cell 700 , as well as the insulator and wrap-around connection required by the related art. The elimination of these elements makes the assembly easier to produce and integrate into a final assembly.
- FIG. 8 illustrates a completed structure in accordance with the present invention.
- Assembly 800 comprises substrate 802 , solar cell 804 , solar cell 806 , isolation layer 808 , bypass diode 810 , and contact layer 812 .
- Isolation layer 814 and contacts 816 - 820 complete the structure.
- Dice line 822 is created to separate assembly 800 from other assemblies 800 on substrate 802 .
- the solar cells 804 and 806 are shown as being formed of different materials, e.g., solar cell 804 is formed out of GaAs, whereas solar cell 806 is formed out of GaInP.
- solar cells 804 and 806 can be formed of the same materials, or other materials than shown in FIG. 8, without departing from the scope of the present invention.
- the isolation layer 808 is not required, as discussed with respect to FIG. 3A.
- bypass diode 810 can be formed anywhere on the assembly 800 , placing bypass diode 810 near the edge of the cell, e.g., near dice line 822 , simplifies the assembly 800 contact 816 - 820 formation.
- FIG. 9 illustrates a schematic for the structure described in FIG. 8. As shown, bypass diode 810 is connected in an anti-parallel configuration with the series connection of solar cells 804 and 806 .
- FIG. 10 is a flow chart showing the operations used to practice one embodiment of the present invention.
- Block 1000 represents performing the step of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell.
- Block 1002 represents performing the step of depositing a third layer having the first type of dopant on the second layer.
- Block 1004 represents performing the step of depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode.
- Block 1006 represents performing the step of selectively etching the third layer and the fourth layer to expose the second layer and the third layer.
- Block 1008 represents performing the step of applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.
- the present invention describes an apparatus and method for making a monolithic bypass diode and solar cell assembly. Although described herein using a single junction solar cell, the present invention can be used with solar cells having any number of junctions.
- the method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.
- the apparatus comprises a first layer having a first type of dopant, a second layer having a second type of dopant opposite to the first type of dopant, wherein the first layer and the second layer form a solar cell, a third layer, coupled to the second layer, and a fourth layer, coupled to the third layer, the third layer and the fourth layer forming a bypass diode.
- bypass diode can be placed under the contact pad of the solar cell instead of in a separate mesa structure as illustrated.
- some or all of the contacts between the solar cell and the bypass diode can be made using external or mechanical means instead of metallization steps. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Sustainable Energy (AREA)
- Photovoltaic Devices (AREA)
Abstract
An apparatus and method for making a solar cell with an integrated bypass diode. The method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly. The apparatus comprises a first layer having a first type of dopant, a second layer having a second type of dopant opposite to the first type of dopant, wherein the first layer and the second layer form a solar cell, a third layer, coupled to the second layer, and a fourth layer, coupled to the third layer, the third layer and the fourth layer forming a bypass diode.
Description
- This divisional application claims priority under 35 U.S.C. §120 from U.S. patent application Ser. No. 09/353,526, filed Jul. 14, 1999, and entitled “MONOLITHIC BYPASS-DIODE AND SOLAR-CELL STRING ASSEMBLY”, which is incorporated herein by reference.
- 1. Field of the Invention.
- The present invention relates to devices and methods for making semiconductor devices, and in particular to a device and method for making monolithic bypass-diodes and solar-cell string assemblies.
- 2. Description of the Related Art.
- Solar cells are used in various technologies to provide power to other electronic assemblies. Satellites, calculators, and power systems are all examples of solar cell usage.
- A solar cell is a p-n junction created over a large area on a semiconductor substrate. Solar cells are typically long-life devices, but can have their efficiency reduced or destroyed by reverse biasing of the solar cell junction. To prevent this type of damage, bypass diodes (BDs) are used to allow current to flow in an anti-parallel direction to the current flow through the solar cell junction.
- Bypass diodes are typically formed using an isolated island structure and/or created in a recess of the back (reverse) of the solar cell substrate, and connected to the solar cell using additional wiring and/or additional metallization on the solar cell substrate. The use of additional wiring and/or additional metallization creates new failure points for solar cells, as well as adding to the weight and complexity of the solar cell structure. Additional weight and failure mechanisms are unacceptable in a spacecraft environment, because of the extreme additional costs involved. Further, additional metallization obscures the solar cell from receiving incident light, which reduces the efficiency of the solar cell structure.
- FIGS.1A-1B illustrate a related art device that integrates bypass diodes with solar cells.
- FIG. 1A illustrates a cross-sectional view of a semiconductor device.
Assembly 100 comprisessolar cell 102 andbypass diode 104.Solar cell 102 utilizes an n-dopedsubstrate 106 and a coupled p-dopedlayer 108.Substrate 106 andlayer 108 are coupled electrically, such that a depletion layer is created betweensubstrate 106 andlayer 108. The method of coupling can be, for example, deposition oflayer 108 onsubstrate 106, diffusion of p-type carriers intosubstrate 106 to formlayer 108, chemical vapor deposition oflayer 108, epitaxial growth oflayer 108 onsubstrate 106, or other methods. -
Bypass diode 104 utilizes a p-dopedlayer 110 and an n-dopedlayer 112 to create a separate p-n junction.Layer 110 is electrically coupled tosubstrate 106, and is isolated fromlayer 108 by adielectric isolation layer 114.External connections metallization connections bypass diode assembly 100. A more extensive description of the device illustrated in FIG. 1A can be found in U.S. Pat. No. 4,759,803, issued Jul. 26, 1988, which is herein incorporated by reference. - FIG. 1B illustrates a schematic diagram for
assembly 100.Bypass diode 104 andsolar cell 102 are connected in an anti-parallel configuration, withexternal connections assembly 100 toother assemblies 100. - The limitations of the
assembly 100 shown in FIG. 1A is that there is a third p-n junction in the assembly, namely, that created by the coupling oflayer 110 andsubstrate 106. Further, the active area of thesolar cell 102, shown asarea 124, is reduced by the physical size ofisolation layer 114 and the presence ofbypass diode 104. Since theactive area 124 of the solar cell is smaller than withoutbypass diode 104, a larger number ofsolar cells 102 will be required to produce a given amount of power. The assembly also uses a large metallization area, namely 120 and 122, which makes processing theassembly 100 more difficult, and reduces the yield because of the failures of theinterconnections - It can be seen that there is a need in the art for a solar cell that has an integrated bypass diode. It can also be seen that there is a need in the art for a solar cell that has a bypass diode that minimizes the need for additional wiring and/or metallization interconnects. It can also be seen that there is a need in the art for a bypass diode that minimizes the weight and failure points for solar cell devices.
- To address the requirements described above, the present invention discloses a method, and apparatus for providing a bypass diode and solar cell string assembly. The assembly is monolithic and uses standardized semiconductor processing techniques to produce a bypass diode on the solar cell substrate.
- The method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.
- The apparatus comprises a first layer having a first type of dopant, a second layer having a second type of dopant opposite to the first type of dopant, wherein the first layer and the second layer form a solar cell, a third layer, coupled to the second layer, and a fourth layer, coupled to the third layer, the third layer and the fourth layer forming a bypass diode.
- The present invention provides a solar cell that has an integrated bypass diode. The present invention also provides a solar cell that has a bypass diode that minimizes the need for additional wiring and/or metallization interconnects, as well as minimizing the weight and failure points for solar cell devices.
- Referring now to the drawings in which like reference numbers represent corresponding parts throughout:
- FIGS.1A-1B illustrate a related art device that integrates bypass diodes with solar cells;
- FIGS.2A-2B illustrate a device in accordance with the present invention that integrates bypass diodes with solar cells;
- FIGS.3A-3B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention;
- FIGS.4A-4B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention;
- FIG. 5 illustrates a connection strategy for the devices made as described in FIGS. 3A and 4A;
- FIG. 6 illustrates the interconnection schema required by the related art;
- FIG. 7 illustrates the interconnection schema used by the present invention;
- FIG. 8 illustrates a completed structure in accordance with the present invention;
- FIG. 9 illustrates a schematic for the structure described in FIG. 8; and
- FIG. 10 is a flow chart showing the operations used to practice one embodiment of the present invention.
- In the following description, reference is made to the accompanying drawings which form a part hereof, and which is shown, by way of illustration, several embodiments of the present invention. It is understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.
- The present invention monolithically incorporates a bypass diode into a solar cell assembly. The present invention creates the bypass diode without complex processing steps, which increases the yield for the finished device.
- Related art processes, such as those described in U.S. Pat. No. 5,616,185, entitled “SOLAR CELL WITH INTEGRATED BYPASS DIODE AND METHOD,” describe using a discrete bypass diode that is integrated with the solar cell as a hybrid assembly. The bypass diode is integrated with the solar cell by forming recesses on the non-illuminated side of the solar cell and placing at least one discrete low-profile bypass diode in the recesses so that each bypass diode is approximately flush with the back side of the solar cell. Each bypass diode is then bonded to the solar cell for anti-parallel connection across the solar cell.
- The back side of the solar cell is preferably formed with a honeycomb pattern of recesses to reduce the weight of the solar cell while maintaining mechanical strength. The recesses that receive bypass diodes preferably have a rectangular shape that better accommodates the bypass diode.
- This related art technique makes the solar cell difficult to make, because the rear of the solar cell must be patterned and etched to receive the bypass diodes, and the bypass diodes must then be electrically connected to the solar cells. These additional process steps are costly and provide additional failure mechanisms for the completed assembly.
- FIGS.2A-2B illustrate a device in accordance with the present invention that integrates bypass diodes with solar cells.
- FIG. 2A shows
assembly 200, comprisingsolar cell 202 andbypass diode 204.Solar cell 202 utilizes an p-dopedsubstrate 206 and a coupled n-dopedlayer 208. Althoughsubstrate 206 is shown as a wafer,substrate 206 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 2A. Further,solar cell 202, although shown as a single junction cell, can be a two junctionsolar cell 202, a three junctionsolar cell 202, or an n-junctionsolar cell 202, where n is any number. The present invention is not limited to single junctionsolar cells 202. -
Substrate 206 andlayer 208 are coupled electrically, such that a depletion layer is created betweensubstrate 206 andlayer 208. The method of coupling can be, for example, deposition oflayer 208 onsubstrate 206, diffusion of n-type carriers intosubstrate 206 to formlayer 208, chemical vapor deposition oflayer 208, epitaxial growth oflayer 208 onsubstrate 206, or other methods.Substrate 206 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials. -
Bypass diode 204 comprises a multilayer diode structure, having layers 210-216.Layer 210 is a highly n-doped (n++) layer, and is coupled tolayer 208.Layer 212 is a highly p-doped (p++) layer,layer 214 is a p-doped layer, andlayer 216 is an n-doped layer.Layer 210 is used as a tunnel junction to connect to contact 218.Layers bypass diode 204. Although asingle bypass diode 204 is shown, the present invention envisionsmultiple bypass diodes 204 manufactured for a givensolar cell 202.Multiple bypass diodes 204 provide redundancy for asolar cell 202.Bypass diode 204 is typically gallium arsenide or a III-V semiconductor structure, such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, other ternary or quaternary combinations of semiconductor materials, or other materials. -
Electrical contact 220 is coupled tosubstrate 206, andelectrical interconnect 222 is deposited onisolation layer 224 such thatelectrical interconnect 222 couples layer 216 withsubstrate 206.Substrate 206 has a low electrical resistivity, and, as such,electrical interconnect 222 is effectively coupled to theelectrical contact 220 on the bottom (back) ofsubstrate 206. Alternatively,electrical interconnect 222 can be formed using a wrap-around tab contact to connectlayer 216 tosubstrate 206.Isolation layer 224 can be formed by hard dielectrics, such as oxides and nitrides, or by soft dielectrics, such as polyimides, or other methods. - The layers208-216, contacts 218-220, and interconnect 222 are defined lithographically and etched using any standard etching method to determine the geometric shapes desired for each of the elements of the
assembly 200. Although not shown, additional layers can be used to assist in the photolithographic and/or manufacturing processes, such as stop etch layers, etc., which are additional layers within theassembly 200 that control the etching of specific areas of theassembly 200. -
Active area 226 forsolar cell 202, as compared toarea 124, is now much larger, which results in asolar cell 202 that can generate more power for a given area. Further, theassembly 200 can be made using standard fabrication techniques, and does not require etching or other removal of material from the back of thesolar cell 202 to install hybriddiscrete bypass diodes 204. Although discussed with respect to a p-dopedsubstrate 206, an n-dopedsubstrate 206, with appropriately doped layers 208-214, can also be used in accordance with the present invention. - FIG. 2B illustrates a schematic diagram for
assembly 200.Bypass diode 204 andsolar cell 202 are connected in an anti-parallel configuration, withexternal connections assembly 200 toother assemblies 200. - FIGS.3A-3B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention.
- FIG. 3A shows
assembly 300, comprisingsolar cell 302 andbypass diode 304.Solar cell 302 utilizes an p-dopedsubstrate 306 and a coupled n-dopedlayer 308.Substrate 306 andlayer 308 are coupled electrically, such that a depletion layer is created betweensubstrate 306 andlayer 308. The method of coupling can be, for example, deposition oflayer 308 onsubstrate 306, diffusion of n-type carriers intosubstrate 306 to formlayer 308, chemical vapor deposition oflayer 308, epitaxial growth oflayer 308 onsubstrate 306, or other methods.Substrate 306 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InIP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials. - Although
substrate 306 is shown as a wafer,substrate 306 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 3A. Further,solar cell 302, although shown as a single junction cell, can be a two junctionsolar cell 302, a three junctionsolar cell 302, or an n-junctionsolar cell 302, where n is any number. The present invention is not limited to single junctionsolar cells 302. -
Bypass diode 304 comprises layers 310-312.Layer 310 is a highly n-doped (n++) layer, and is coupled tolayer 308.Layer 312 is a p-doped layer and is coupled tolayer 310. Although asingle bypass diode 304 is shown, the present invention envisionsmultiple bypass diodes 304 manufactured for a givensolar cell 302.Multiple bypass diodes 304 provide redundancy for asolar cell 302.Bypass diode 304 is typically gallium arsenide or a III-V semiconductor structure such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, ternary or quaternary combinations of semiconductor materials, or other materials. - The structure of
assembly 300 contains three contacts, namely contacts 314-318.Assembly 300 now only involves the deposition of a single layer, namelylayer 312, to create thebypass diode 304. Etching and photolithographical techniques then define the layers 306-312 for proper attachment of the contacts 314-318. The simpler processing steps used to create theassembly 300 of the present invention increases the yield for the devices, and also reduces costs during the production run forassembly 300. Although not shown, additional layers can be used to assist in the photolithographic and/or manufacturing processes, such as stop etch layers, etc., which are additional layers within theassembly 300 that control the etching of specific areas of theassembly 300. Although discussed with respect to a p-dopedsubstrate 306, an n-dopedsubstrate 306, with appropriately doped layers 308-312, can also be used in accordance with the present invention. - FIG. 3B is a schematic diagram for the
assembly 300 illustrated in FIG. 3A. Since there are now three contacts 314-318,solar cell 302 andbypass diode 304 are no longer connected in an anti-parallel technique as in theassemblies bypass diode 304 for a givensolar cell 302 is connected to a solar cell of adifferent assembly 300 to create the anti-parallel connections required to provide the reverse bias protection for theassembly 300. The connection for such a structure is discussed with respect to FIG. 5. - FIGS.4A-4B illustrate an alternative embodiment and alternative schematic of the solar cell assembly of the present invention.
- FIG. 4A shows
assembly 400, comprisingsolar cell 402 andbypass diode 404.Solar cell 402 utilizes an p-dopedsubstrate 406 and a coupled n-dopedlayer 408.Substrate 406 andlayer 408 are coupled electrically, such that a depletion layer is created betweensubstrate 406 andlayer 408. The method of coupling can be, for example, deposition oflayer 408 onsubstrate 406, diffusion of n-type carriers intosubstrate 406 to formlayer 408, chemical vapor deposition oflayer 408, epitaxial growth oflayer 408 onsubstrate 406, or other methods.Substrate 406 is typically germanium, but can comprise other materials such as silicon, indium phosphide (InP), gallium arsenide (GaAs), gallium phosphide (GaP), gallium indium phosphide (GaInP), or other materials. Althoughsubstrate 406 is shown as a wafer,substrate 406 can be a dopant well within a wafer, an isolated structure on top of a wafer, a layer or other structure, and is not limited to the wafer structure illustrated in FIG. 4A. Further,solar cell 402, although shown as a single junction cell, can be a two junctionsolar cell 402, a three junctionsolar cell 402, or an n-junctionsolar cell 402, where n is any number. The present invention is not limited to single junctionsolar cells 402. -
Bypass diode 404 comprises layers 410-414. Layer 410 is a highly n-doped (n++) layer, and is coupled tolayer 408.Layer 412 is an n-doped layer and is coupled tolayer 310, andlayer 414 is an p-doped layer and is coupled tolayer 412. Layers 412-414 create a p-n junction, and comprise thebypass diode 404.Bypass diode 404 is typically gallium arsenide or a III-V semiconductor structure such as alloys of gallium, indium, and aluminum with arsenic, phosphorous, and antimony, but can also be silicon, germanium, combinations of silicon and germanium with or without carbon, II-VI semiconductor materials, ternary or quaternary combinations of semiconductor materials, or other materials. - The structure of
assembly 400 contains three contacts, namely contacts 416-420.Assembly 400 now only involves the deposition of a two additional layers, namely layers 412 and 414, to create thebypass diode 404. Etching and photolithographical techniques then define the layers 406-414 for proper attachment of the contacts 416-420. The simpler processing steps used to create theassembly 400 of the present invention increases the yield for the devices, and also reduces costs during the production run forassembly 300.Layer 414 contains a lower dopant density (p instead of p++) to provide a lower leakage current in thebypass diode 404, which increases the efficiency of theoverall assembly 400. Although discussed with respect to a p-dopedsubstrate 406, an n-dopedsubstrate 406, with appropriately doped layers 408-414, can also be used in accordance with the present invention. - FIG. 4B is a schematic diagram for the
assembly 400 illustrated in FIG. 3A. Since there are now three contacts 416-420,solar cell 402 andbypass diode 404 are no longer connected in an anti-parallel technique as in theassemblies bypass diode 404 for a givensolar cell 402 is connected to a solar cell of adifferent assembly 400 to create the anti-parallel connections required to provide the reverse bias protection for theassembly 400. The connection for such a structure is discussed with respect to FIG. 5. - FIG. 5 illustrates a connection strategy for the devices made as described in FIGS. 3A and 4A. A series of a number (i)
assemblies 400, or alternatively, 300, are connected as shown in FIG. 5. Eachassembly 400 is numbered, e.g., 1, 2, . . . i. Thecontact 418 of the first assembly is coupled to contact 416 of thesecond assembly 400, which electrically connects the cathode ofsolar cell 402 and the anode ofbypass diode 404 of thefirst assembly 400 to the anode ofsolar cell 402 of the second assembly. This approach allows for a ladder-like connection of thesolar cells 402 and thebypass diodes 404 for all of theassemblies 400, such that eachbypass diode 404 protects thesolar cell 402 of theassembly 400 adjacent. Further, thefirst assembly 400 and theith assembly 400 can be connected as shown in FIG. 5, such that theith bypass diode 404 protects the firstsolar cell 402. If desired, theith bypass diode 404 can also protect a differentsolar cell 402, e.g., asolar cell 402 in a different series string ofassemblies 400. The interconnect schema shown in FIG. 5 provides protection for eachsolar cell 400 in the string ofsolar cells 402. This type of interconnection, along with the assembly structure shown in FIGS. 3A and 4A, eliminates the isolation requirement within eachassembly assemblies - FIG. 6 illustrates the interconnection schema required by the related art.
Solar cells 600 andbypass diodes 602 are physically connected by mountingbypass diodes 602 on the rear (non-illuminated) portion ofsolar cells 600.String connection 604 couples onesolar cell 600 to anothersolar cell 600, which placessolar cells 600 in a series connection to produced a desired output voltage fromsolar cells 600. To connectbypass diode 602 tosolar cell 600,solder contact 604 and wrap-aroundconnection 606 must be used to electrically connect thebypass diode 604 to thesolar cell 600. Further, to properly form wrap-aroundconnection 606,insulator 608 must be positioned to prevent electrical shorting between the layers withinsolar cell 600 and the layers ofbypass diode 602. Additional information regarding thesolar cells 600 andbypass diodes 602 shown in FIG. 6 can be found in commonly assigned U.S. Pat. No. 5,616,185, issued Apr. 1, 1997, which is hereby incorporated by reference. - FIG. 7 illustrates the interconnection schema used by the present invention. The embodiment of the present invention shown in FIG. 2 does not require the bypass diode to be connected externally to the solar cell, since metallization on the assembly connects the bypass diode to the solar cell properly. For the embodiments of the present invention shown in FIGS. 3 and 4,
solar cell 700 andbypass diode 702 are connected usingcontact 704.String connection 706 is again used to series connect onesolar cell 700 to anothersolar cell 700 to produce the proper voltage for the string. The present invention eliminates the need for solder connections between thebypass diode 702 and thesolar cell 700, as well as the insulator and wrap-around connection required by the related art. The elimination of these elements makes the assembly easier to produce and integrate into a final assembly. - FIG. 8 illustrates a completed structure in accordance with the present invention.
Assembly 800 comprisessubstrate 802,solar cell 804,solar cell 806,isolation layer 808,bypass diode 810, andcontact layer 812.Isolation layer 814 and contacts 816-820 complete the structure.Dice line 822 is created toseparate assembly 800 fromother assemblies 800 onsubstrate 802. - The
solar cells solar cell 804 is formed out of GaAs, whereassolar cell 806 is formed out of GaInP. However,solar cells isolation layer 808 is not required, as discussed with respect to FIG. 3A. - Although
bypass diode 810 can be formed anywhere on theassembly 800, placingbypass diode 810 near the edge of the cell, e.g., neardice line 822, simplifies theassembly 800 contact 816-820 formation. - FIG. 9 illustrates a schematic for the structure described in FIG. 8. As shown,
bypass diode 810 is connected in an anti-parallel configuration with the series connection ofsolar cells - FIG. 10 is a flow chart showing the operations used to practice one embodiment of the present invention.
-
Block 1000 represents performing the step of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell. -
Block 1002 represents performing the step of depositing a third layer having the first type of dopant on the second layer. -
Block 1004 represents performing the step of depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode. -
Block 1006 represents performing the step of selectively etching the third layer and the fourth layer to expose the second layer and the third layer. -
Block 1008 represents performing the step of applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly. - This concludes the description of the preferred embodiments of the present invention. In summary, the present invention describes an apparatus and method for making a monolithic bypass diode and solar cell assembly. Although described herein using a single junction solar cell, the present invention can be used with solar cells having any number of junctions. The method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly. The apparatus comprises a first layer having a first type of dopant, a second layer having a second type of dopant opposite to the first type of dopant, wherein the first layer and the second layer form a solar cell, a third layer, coupled to the second layer, and a fourth layer, coupled to the third layer, the third layer and the fourth layer forming a bypass diode.
- The foregoing description of the preferred embodiment of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, the bypass diode can be placed under the contact pad of the solar cell instead of in a separate mesa structure as illustrated. Further, some or all of the contacts between the solar cell and the bypass diode can be made using external or mechanical means instead of metallization steps. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (14)
1. A solar cell assembly, comprising:
a first layer having a first type of dopant;
a second layer having a second type of dopant opposite to the first type of dopant, the second layer coupled to the first layer, the first layer and the second layer forming a solar cell;
a third layer, coupled to the second layer; and
a fourth layer, coupled to the third layer, the third layer and fourth layer forming a bypass diode.
2. The assembly of claim 1 , wherein the bypass diode of a first assembly is connected in anti-parallel with the solar cell of a second assembly.
3. The assembly of claim 1 , further comprising a fifth layer disposed between the third layer and the fourth layer, wherein the fourth layer and the fifth layer form a bypass diode.
4. The assembly of claim 3 , wherein the bypass diode of a first assembly is connected with the solar cell of a second assembly in an anti-parallel configuration.
5. An solar cell assembly with an integrated bypass diode, comprising:
a solar cell, comprising a first layer having a first dopant type and a second layer having a dopant type opposite to the first dopant type;
a tunnel junction layer, coupled to the solar cell; and
a bypass diode, coupled to the tunnel junction layer, comprising a third layer having the first dopant type and a fourth layer having the opposite dopant type, the fourth layer being electrically coupled to the first layer for creating an anti-parallel configuration of the solar cell and the bypass diode therein.
6. The solar cell assembly of claim 5 , further comprising a second solar cell disposed between the solar cell and the tunnel junction layer.
7. A method for making a solar cell and an integrated bypass diode assembly, comprising the steps of:
depositing a first layer having a first type of dopant on a second layer having an opposite type of dopant to the first type of dopant to form a solar cell;
depositing a third layer having the first type of dopant on the first layer;
depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and the fourth layer forming a bypass diode;
selectively etching the third layer and the fourth layer to expose the first layer and the third layer; and
applying contacts to the second layer, the third layer, and the fourth layer to allow electrical connections to the assembly.
8. The method of claim 7 , further comprising the steps of:
connecting the contact on the substrate of a first assembly to the contact on the second layer of a second assembly; and
connecting the contact on the second layer of the first assembly to the contact on the third layer of the second assembly for connecting the solar cell of the first assembly to the bypass diode of the second assembly in an anti-parallel configuration.
9. The method of claim 7 , further comprising the step of depositing a fourth layer disposed between the second layer and third layer, wherein the third layer and the fourth layer form a bypass diode.
10. The method of claim 7 , further comprising the step of depositing a fourth layer and a fifth layer disposed between the substrate and the first layer, wherein the substrate and the fourth layer form a first solar cell and the fifth layer and the first layer form a second solar cell.
11. A solar cell assembly, comprising:
a first layer having a first type of dopant;
a second layer having a second type of dopant opposite to the first type of dopant, the second layer coupled to the first layer, the first layer and the second layer forming a first solar cell junction;
a third layer, coupled to the second layer;
a fourth layer, coupled to the third layer, the third layer and fourth layer forming a second solar cell junction, the first solar cell junction and the second solar cell junction forming a solar cell;
a fifth layer, coupled to the fourth layer; and
a sixth layer, coupled to the fifth layer, the fifth layer and the sixth layer forming a bypass diode.
12. The assembly of claim 11 , wherein the bypass diode of a first assembly is connected in anti-parallel with the solar cell of a second assembly.
13. A solar cell assembly, comprising:
a first layer having a first type of dopant;
a second layer having a second type of dopant opposite to the first type of dopant, the second layer coupled to the first layer, the first layer and the second layer forming a first solar cell junction;
a third layer, coupled to the second layer;
a fourth layer, coupled to the third layer, the third layer and fourth layer forming a second solar cell junction;
a fifth layer, coupled to the fourth layer;
a sixth layer, coupled to the fifth layer, the fifth layer and the sixth layer forming a third solar cell junction, the first solar cell junction, the second solar cell junction, and the third solar cell junction forming a solar cell;
a seventh layer, coupled to the sixth layer; and
an eighth layer, coupled to the seventh layer, the seventh layer and the eighth layer forming a bypass diode.
14. The assembly of claim 13 , wherein the bypass diode of a first assembly is connected in anti-parallel with the solar cell of a second assembly.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/134,191 US20020164834A1 (en) | 1999-07-14 | 2002-04-29 | Monolithic bypass-diode and solar-cell string assembly |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/353,526 US6635507B1 (en) | 1999-07-14 | 1999-07-14 | Monolithic bypass-diode and solar-cell string assembly |
US10/134,191 US20020164834A1 (en) | 1999-07-14 | 2002-04-29 | Monolithic bypass-diode and solar-cell string assembly |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/353,526 Division US6635507B1 (en) | 1999-07-14 | 1999-07-14 | Monolithic bypass-diode and solar-cell string assembly |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020164834A1 true US20020164834A1 (en) | 2002-11-07 |
Family
ID=23389499
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/353,526 Expired - Lifetime US6635507B1 (en) | 1999-07-14 | 1999-07-14 | Monolithic bypass-diode and solar-cell string assembly |
US10/134,191 Abandoned US20020164834A1 (en) | 1999-07-14 | 2002-04-29 | Monolithic bypass-diode and solar-cell string assembly |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/353,526 Expired - Lifetime US6635507B1 (en) | 1999-07-14 | 1999-07-14 | Monolithic bypass-diode and solar-cell string assembly |
Country Status (5)
Country | Link |
---|---|
US (2) | US6635507B1 (en) |
EP (1) | EP1125331B1 (en) |
JP (1) | JP3661941B2 (en) |
DE (1) | DE60044775D1 (en) |
WO (1) | WO2001006565A1 (en) |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6680432B2 (en) * | 2001-10-24 | 2004-01-20 | Emcore Corporation | Apparatus and method for optimizing the efficiency of a bypass diode in multijunction solar cells |
US20040040593A1 (en) * | 1998-05-28 | 2004-03-04 | Frank Ho | Solar cell having an integral monolithically grown bypass diode |
US20040084694A1 (en) * | 2002-10-31 | 2004-05-06 | Navid Fatemi | Method and apparatus of multiplejunction solar cell structure with high band gap heterojunction middle cell |
US20040163698A1 (en) * | 2001-10-24 | 2004-08-26 | Sharps Paul R. | Apparatus and method for integral bypass diode in solar cells |
US20050133086A1 (en) * | 2003-12-19 | 2005-06-23 | Canon Kabushiki Kaisha | Solar cell module with conductor member and with bypass diode arranged on condcutor member, and method of producing same |
US20060134823A1 (en) * | 2004-12-21 | 2006-06-22 | Eastman Kodak Company | N,N'-di(phenylalky)-substituted perylene-based tetracarboxylic diimide compounds as n-type semiconductor materials for thin film transistors |
US20060131564A1 (en) * | 2004-12-17 | 2006-06-22 | Deepak Shukla | Fluorine-containing N,N'-diaryl perylene-based tetracarboxylic diimide compounds as N-type semiconductor materials for thin film transistors |
DE102005015132A1 (en) * | 2005-03-31 | 2006-10-05 | Rwe Space Solar Power Gmbh | solar cell |
US20070144577A1 (en) * | 2005-12-23 | 2007-06-28 | Rubin George L | Solar cell with physically separated distributed electrical contacts |
US20070199588A1 (en) * | 2006-02-24 | 2007-08-30 | Rubin Leonid B | High voltage solar cell and solar cell module |
US20080092944A1 (en) * | 2006-10-16 | 2008-04-24 | Leonid Rubin | Semiconductor structure and process for forming ohmic connections to a semiconductor structure |
US20080185038A1 (en) * | 2007-02-02 | 2008-08-07 | Emcore Corporation | Inverted metamorphic solar cell with via for backside contacts |
US20080245409A1 (en) * | 2006-12-27 | 2008-10-09 | Emcore Corporation | Inverted Metamorphic Solar Cell Mounted on Flexible Film |
WO2009012567A1 (en) * | 2007-07-23 | 2009-01-29 | Day4 Energy Inc. | Shading protection for solar cells and solar cell modules |
US20090032090A1 (en) * | 2007-07-30 | 2009-02-05 | Emcore Corporation | Method for assembling a terrestrial solar array including a rigid support frame |
US20090032086A1 (en) * | 2007-07-30 | 2009-02-05 | Emcore Corporation | Terrestrial solar array including a rigid support frame |
US20090038679A1 (en) * | 2007-08-09 | 2009-02-12 | Emcore Corporation | Thin Multijunction Solar Cells With Plated Metal OHMIC Contact and Support |
US20090314348A1 (en) * | 2006-08-07 | 2009-12-24 | Mcglynn Daniel | Terrestrial solar power system using iii-v semiconductor solar cells |
US20100233838A1 (en) * | 2009-03-10 | 2010-09-16 | Emcore Solar Power, Inc. | Mounting of Solar Cells on a Flexible Substrate |
US8013239B2 (en) | 2002-08-29 | 2011-09-06 | Day4 Energy Inc. | Electrode for photovoltaic cells, photovoltaic cell and photovoltaic module |
US8293568B2 (en) | 2008-07-28 | 2012-10-23 | Day4 Energy Inc. | Crystalline silicon PV cell with selective emitter produced with low temperature precision etch back and passivation process |
US8460964B2 (en) | 2010-11-17 | 2013-06-11 | E I Du Pont De Nemours And Company | Method for producing an array of thin-film photovoltaic cells having a totally separated integrated bypass diode and method for producing a panel incorporating the same |
US8507837B2 (en) | 2008-10-24 | 2013-08-13 | Suncore Photovoltaics, Inc. | Techniques for monitoring solar array performance and applications thereof |
US8513514B2 (en) | 2008-10-24 | 2013-08-20 | Suncore Photovoltaics, Inc. | Solar tracking for terrestrial solar arrays with variable start and stop positions |
US8536445B2 (en) | 2006-06-02 | 2013-09-17 | Emcore Solar Power, Inc. | Inverted metamorphic multijunction solar cells |
US8604330B1 (en) * | 2010-12-06 | 2013-12-10 | 4Power, Llc | High-efficiency solar-cell arrays with integrated devices and methods for forming them |
US8664030B2 (en) | 1999-03-30 | 2014-03-04 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US20140076386A1 (en) * | 2012-09-14 | 2014-03-20 | The Boeing Company | GROUP-IV SOLAR CELL STRUCTURE USING GROUP-IV or III-V HETEROSTRUCTURES |
US8686282B2 (en) | 2006-08-07 | 2014-04-01 | Emcore Solar Power, Inc. | Solar power system for space vehicles or satellites using inverted metamorphic multijunction solar cells |
US8729385B2 (en) | 2006-04-13 | 2014-05-20 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8759138B2 (en) | 2008-02-11 | 2014-06-24 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
US8822810B2 (en) | 2006-04-13 | 2014-09-02 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8884155B2 (en) | 2006-04-13 | 2014-11-11 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8895342B2 (en) | 2007-09-24 | 2014-11-25 | Emcore Solar Power, Inc. | Heterojunction subcells in inverted metamorphic multijunction solar cells |
US9006563B2 (en) | 2006-04-13 | 2015-04-14 | Solannex, Inc. | Collector grid and interconnect structures for photovoltaic arrays and modules |
US9012771B1 (en) | 2009-09-03 | 2015-04-21 | Suncore Photovoltaics, Inc. | Solar cell receiver subassembly with a heat shield for use in a concentrating solar system |
US9083121B2 (en) | 2010-12-17 | 2015-07-14 | Sunpower Corporation | Diode-included connector, photovoltaic laminate and photovoltaic assembly using same |
US9236512B2 (en) | 2006-04-13 | 2016-01-12 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
CN105336749A (en) * | 2015-10-14 | 2016-02-17 | 天津三安光电有限公司 | Inversion multijunction solar cell chip of integration bypass diode and preparation method thereof |
US9331228B2 (en) | 2008-02-11 | 2016-05-03 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
JP2016163046A (en) * | 2015-03-02 | 2016-09-05 | アズール スペース ソーラー パワー ゲゼルシャフト ミット ベシュレンクテル ハフツングAZUR SPACE Solar Power GmbH | Solar cell device |
US9806215B2 (en) | 2009-09-03 | 2017-10-31 | Suncore Photovoltaics, Inc. | Encapsulated concentrated photovoltaic system subassembly for III-V semiconductor solar cells |
US9865758B2 (en) | 2006-04-13 | 2018-01-09 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US9947823B2 (en) | 2012-09-14 | 2018-04-17 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10153388B1 (en) | 2013-03-15 | 2018-12-11 | Solaero Technologies Corp. | Emissivity coating for space solar cell arrays |
US10381505B2 (en) | 2007-09-24 | 2019-08-13 | Solaero Technologies Corp. | Inverted metamorphic multijunction solar cells including metamorphic layers |
WO2020185428A1 (en) * | 2019-03-11 | 2020-09-17 | Swift Solar Inc. | Integration of bypass diodes within thin film photovoltaic module interconnects |
US10896990B2 (en) | 2012-09-14 | 2021-01-19 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10903383B2 (en) | 2012-09-14 | 2021-01-26 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11133429B2 (en) | 2012-09-14 | 2021-09-28 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11329177B2 (en) | 2018-11-08 | 2022-05-10 | Swift Solar Inc | Stable perovskite module interconnects |
US11495705B2 (en) | 2012-09-14 | 2022-11-08 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003054926A2 (en) * | 2001-10-24 | 2003-07-03 | Emcore Corporation | An apparatus and method for integral bypass diode in solar cells |
US7082019B2 (en) * | 2002-11-04 | 2006-07-25 | The Boeing Company | Method and apparatus to protect solar cells from electrostatic discharge damage |
US7812249B2 (en) * | 2003-04-14 | 2010-10-12 | The Boeing Company | Multijunction photovoltaic cell grown on high-miscut-angle substrate |
US7560750B2 (en) * | 2003-06-26 | 2009-07-14 | Kyocera Corporation | Solar cell device |
WO2005114932A1 (en) * | 2004-05-12 | 2005-12-01 | Thomson Licensing | Noise power estimate based equalizer lock detector |
DE102004023856B4 (en) * | 2004-05-12 | 2006-07-13 | Rwe Space Solar Power Gmbh | Solar cell with integrated protection diode and additionally arranged on this tunnel diode |
ITMI20041128A1 (en) * | 2004-06-04 | 2004-09-04 | Cesi Ct Elettrotecnico Sperime | PHOTOVOLTAIC CELL WITH PROTECTION DEVICE |
US7659474B2 (en) * | 2005-05-04 | 2010-02-09 | The Boeing Company | Solar cell array with isotype-heterojunction diode |
JP4827471B2 (en) * | 2005-09-09 | 2011-11-30 | シャープ株式会社 | Solar cell with bypass function and manufacturing method thereof |
WO2007035677A2 (en) * | 2005-09-19 | 2007-03-29 | Solar Roofing Systems, Inc. | Integrated solar roofing system |
US9029685B2 (en) * | 2005-11-18 | 2015-05-12 | The Boeing Company | Monolithic bypass diode and photovoltaic cell with bypass diode formed in back of substrate |
KR20080021428A (en) * | 2006-09-04 | 2008-03-07 | 엘지전자 주식회사 | Thin-film type solar cell including by-pass diode and manufacturing method thereof |
DE102007011403A1 (en) * | 2007-03-08 | 2008-09-11 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Front side series connected solar module |
JP2008300449A (en) * | 2007-05-29 | 2008-12-11 | Sanyo Electric Co Ltd | Solar cell module and method of manufacturing the same |
US20080302409A1 (en) * | 2007-06-05 | 2008-12-11 | Solar Roofing Systems, Inc., | Solar roofing tile having an electrically exposed connector |
EP2224495A4 (en) * | 2007-12-05 | 2018-01-10 | Kaneka Corporation | Multilayer thin-film photoelectric converter and its manufacturing method |
KR101056128B1 (en) * | 2008-07-31 | 2011-08-10 | 서울대학교산학협력단 | Single Board Photovoltaic Cells |
WO2010016098A1 (en) * | 2008-08-08 | 2010-02-11 | 京セミ株式会社 | Daylighting solar battery module |
MX2011001394A (en) * | 2008-08-08 | 2011-03-29 | Kyosemi Corp | Daylighting solar battery module. |
US8530990B2 (en) | 2009-07-20 | 2013-09-10 | Sunpower Corporation | Optoelectronic device with heat spreader unit |
US8304644B2 (en) * | 2009-11-20 | 2012-11-06 | Sunpower Corporation | Device and method for solar power generation |
US8809671B2 (en) * | 2009-12-08 | 2014-08-19 | Sunpower Corporation | Optoelectronic device with bypass diode |
HUE049949T2 (en) | 2010-03-05 | 2020-11-30 | Flisom Ag | Method and apparatus for fabricating monolithically-integrated photovoltaic modules and photovoltaic module |
DE202010006879U1 (en) | 2010-05-17 | 2010-08-05 | Mühlbauer Ag | Device for connecting components to solar cells |
US9911882B2 (en) | 2010-06-24 | 2018-03-06 | Sunpower Corporation | Passive flow accelerator |
US8604404B1 (en) | 2010-07-01 | 2013-12-10 | Sunpower Corporation | Thermal tracking for solar systems |
US8563849B2 (en) | 2010-08-03 | 2013-10-22 | Sunpower Corporation | Diode and heat spreader for solar module |
US9897346B2 (en) | 2010-08-03 | 2018-02-20 | Sunpower Corporation | Opposing row linear concentrator architecture |
US8336539B2 (en) | 2010-08-03 | 2012-12-25 | Sunpower Corporation | Opposing row linear concentrator architecture |
US9246037B2 (en) | 2010-12-03 | 2016-01-26 | Sunpower Corporation | Folded fin heat sink |
US8134217B2 (en) * | 2010-12-14 | 2012-03-13 | Sunpower Corporation | Bypass diode for a solar cell |
US8839784B2 (en) | 2010-12-22 | 2014-09-23 | Sunpower Corporation | Locating connectors and methods for mounting solar hardware |
US8893713B2 (en) | 2010-12-22 | 2014-11-25 | Sunpower Corporation | Locating connectors and methods for mounting solar hardware |
US9038421B2 (en) | 2011-07-01 | 2015-05-26 | Sunpower Corporation | Glass-bending apparatus and method |
US8796535B2 (en) | 2011-09-30 | 2014-08-05 | Sunpower Corporation | Thermal tracking for solar systems |
US9035168B2 (en) | 2011-12-21 | 2015-05-19 | Sunpower Corporation | Support for solar energy collectors |
US8528366B2 (en) | 2011-12-22 | 2013-09-10 | Sunpower Corporation | Heat-regulating glass bending apparatus and method |
US9397611B2 (en) | 2012-03-27 | 2016-07-19 | Sunpower Corporation | Photovoltaic systems with local maximum power point tracking prevention and methods for operating same |
CN102651413B (en) * | 2012-04-27 | 2015-10-07 | 友达光电股份有限公司 | The manufacture method of solar module, electronic installation and solar cell |
US8636198B1 (en) | 2012-09-28 | 2014-01-28 | Sunpower Corporation | Methods and structures for forming and improving solder joint thickness and planarity control features for solar cells |
AU2013331304C1 (en) | 2012-10-16 | 2015-11-26 | Solexel, Inc. | Systems and methods for monolithically integrated bypass switches in photovoltaic solar cells and modules |
US9147779B2 (en) * | 2013-05-01 | 2015-09-29 | The Boeing Company | Solar cell by-pass diode with improved metal contacts |
US20150179847A1 (en) | 2013-12-20 | 2015-06-25 | Seung Bum Rim | Built-in bypass diode |
DE102014004390A1 (en) * | 2014-03-26 | 2015-10-01 | Solaero Technologies Corp. | Solar cell arrangement with bypass diodes |
WO2015179213A2 (en) | 2014-05-14 | 2015-11-26 | California Institute Of Technology | Large-scale space-based solar power station: multi-scale modular space power |
WO2015179214A2 (en) | 2014-05-14 | 2015-11-26 | California Institute Of Technology | Large-scale space-based solar power station: power transmission using steerable beams |
US11362228B2 (en) | 2014-06-02 | 2022-06-14 | California Institute Of Technology | Large-scale space-based solar power station: efficient power generation tiles |
WO2017015508A1 (en) | 2015-07-22 | 2017-01-26 | California Institute Of Technology | Large-area structures for compact packaging |
US10992253B2 (en) | 2015-08-10 | 2021-04-27 | California Institute Of Technology | Compactable power generation arrays |
US10454565B2 (en) | 2015-08-10 | 2019-10-22 | California Institute Of Technology | Systems and methods for performing shape estimation using sun sensors in large-scale space-based solar power stations |
US11634240B2 (en) | 2018-07-17 | 2023-04-25 | California Institute Of Technology | Coilable thin-walled longerons and coilable structures implementing longerons and methods for their manufacture and coiling |
US11772826B2 (en) | 2018-10-31 | 2023-10-03 | California Institute Of Technology | Actively controlled spacecraft deployment mechanism |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57122580A (en) | 1981-01-23 | 1982-07-30 | Agency Of Ind Science & Technol | Solar battery |
JPS60240171A (en) | 1984-05-15 | 1985-11-29 | Mitsubishi Electric Corp | Solar electric generator |
JPS6167968A (en) | 1984-09-11 | 1986-04-08 | Sharp Corp | Gaas solar cell element |
US4759803A (en) * | 1987-08-07 | 1988-07-26 | Applied Solar Energy Corporation | Monolithic solar cell and bypass diode system |
JPH02135786A (en) | 1988-11-16 | 1990-05-24 | Mitsubishi Electric Corp | Solar battery cell |
EP0369666B1 (en) | 1988-11-16 | 1995-06-14 | Mitsubishi Denki Kabushiki Kaisha | Solar cell |
US5248346A (en) * | 1989-04-17 | 1993-09-28 | The Boeing Company | Photovoltaic cell and array with inherent bypass diode |
US5389158A (en) * | 1989-04-17 | 1995-02-14 | The Boeing Company | Low bandgap photovoltaic cell with inherent bypass diode |
JPH02298080A (en) | 1989-05-12 | 1990-12-10 | Sharp Corp | Solar battery cell |
DK170189B1 (en) * | 1990-05-30 | 1995-06-06 | Yakov Safir | Process for the manufacture of semiconductor components, as well as solar cells made therefrom |
JP2912496B2 (en) | 1991-09-30 | 1999-06-28 | シャープ株式会社 | Solar cell module |
US5261969A (en) * | 1992-04-14 | 1993-11-16 | The Boeing Company | Monolithic voltage-matched tandem photovoltaic cell and method for making same |
JP3032422B2 (en) * | 1994-04-28 | 2000-04-17 | シャープ株式会社 | Solar cell and method of manufacturing the same |
JP3202536B2 (en) * | 1994-07-19 | 2001-08-27 | シャープ株式会社 | Solar cell with bypass function |
AUPM996094A0 (en) * | 1994-12-08 | 1995-01-05 | Pacific Solar Pty Limited | Multilayer solar cells with bypass diode protection |
US5616185A (en) | 1995-10-10 | 1997-04-01 | Hughes Aircraft Company | Solar cell with integrated bypass diode and method |
WO1999062125A1 (en) | 1998-05-28 | 1999-12-02 | Tecstar Power Systems, Inc. | Solar cell having an integral monolithically grown bypass diode |
-
1999
- 1999-07-14 US US09/353,526 patent/US6635507B1/en not_active Expired - Lifetime
-
2000
- 2000-03-20 WO PCT/US2000/007403 patent/WO2001006565A1/en active Application Filing
- 2000-03-20 JP JP2001510918A patent/JP3661941B2/en not_active Expired - Lifetime
- 2000-03-20 DE DE60044775T patent/DE60044775D1/en not_active Expired - Lifetime
- 2000-03-20 EP EP00918173A patent/EP1125331B1/en not_active Expired - Lifetime
-
2002
- 2002-04-29 US US10/134,191 patent/US20020164834A1/en not_active Abandoned
Cited By (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040040593A1 (en) * | 1998-05-28 | 2004-03-04 | Frank Ho | Solar cell having an integral monolithically grown bypass diode |
US7115811B2 (en) * | 1998-05-28 | 2006-10-03 | Emcore Corporation | Semiconductor body forming a solar cell with a bypass diode |
US8664030B2 (en) | 1999-03-30 | 2014-03-04 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US20040163698A1 (en) * | 2001-10-24 | 2004-08-26 | Sharps Paul R. | Apparatus and method for integral bypass diode in solar cells |
US6864414B2 (en) * | 2001-10-24 | 2005-03-08 | Emcore Corporation | Apparatus and method for integral bypass diode in solar cells |
US6680432B2 (en) * | 2001-10-24 | 2004-01-20 | Emcore Corporation | Apparatus and method for optimizing the efficiency of a bypass diode in multijunction solar cells |
US7759572B2 (en) * | 2001-10-24 | 2010-07-20 | Emcore Solar Power, Inc. | Multijunction solar cell with a bypass diode having an intrinsic layer |
US8013239B2 (en) | 2002-08-29 | 2011-09-06 | Day4 Energy Inc. | Electrode for photovoltaic cells, photovoltaic cell and photovoltaic module |
US20040084694A1 (en) * | 2002-10-31 | 2004-05-06 | Navid Fatemi | Method and apparatus of multiplejunction solar cell structure with high band gap heterojunction middle cell |
US7709287B2 (en) | 2002-10-31 | 2010-05-04 | Emcore Solar Power, Inc. | Method of forming a multijunction solar cell structure with a GaAs/AIGaAs tunnel diode |
US7071407B2 (en) | 2002-10-31 | 2006-07-04 | Emcore Corporation | Method and apparatus of multiplejunction solar cell structure with high band gap heterojunction middle cell |
US20060185725A1 (en) * | 2002-10-31 | 2006-08-24 | Navid Fatemi | Method of forming multijuction solar cell structure with high band gap heterojunction middle cell |
US20050133086A1 (en) * | 2003-12-19 | 2005-06-23 | Canon Kabushiki Kaisha | Solar cell module with conductor member and with bypass diode arranged on condcutor member, and method of producing same |
US7326956B2 (en) | 2004-12-17 | 2008-02-05 | Eastman Kodak Company | Fluorine-containing N,N′-diaryl perylene-based tetracarboxylic diimide compounds as N-type semiconductor materials for thin film transistors |
US20060131564A1 (en) * | 2004-12-17 | 2006-06-22 | Deepak Shukla | Fluorine-containing N,N'-diaryl perylene-based tetracarboxylic diimide compounds as N-type semiconductor materials for thin film transistors |
US7198977B2 (en) | 2004-12-21 | 2007-04-03 | Eastman Kodak Company | N,N′-di(phenylalky)-substituted perylene-based tetracarboxylic diimide compounds as n-type semiconductor materials for thin film transistors |
US20060134823A1 (en) * | 2004-12-21 | 2006-06-22 | Eastman Kodak Company | N,N'-di(phenylalky)-substituted perylene-based tetracarboxylic diimide compounds as n-type semiconductor materials for thin film transistors |
DE102005015132A1 (en) * | 2005-03-31 | 2006-10-05 | Rwe Space Solar Power Gmbh | solar cell |
US20070144577A1 (en) * | 2005-12-23 | 2007-06-28 | Rubin George L | Solar cell with physically separated distributed electrical contacts |
US20070199588A1 (en) * | 2006-02-24 | 2007-08-30 | Rubin Leonid B | High voltage solar cell and solar cell module |
US7498508B2 (en) | 2006-02-24 | 2009-03-03 | Day4 Energy, Inc. | High voltage solar cell and solar cell module |
US9236512B2 (en) | 2006-04-13 | 2016-01-12 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US9006563B2 (en) | 2006-04-13 | 2015-04-14 | Solannex, Inc. | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8729385B2 (en) | 2006-04-13 | 2014-05-20 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8822810B2 (en) | 2006-04-13 | 2014-09-02 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US9865758B2 (en) | 2006-04-13 | 2018-01-09 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US8884155B2 (en) | 2006-04-13 | 2014-11-11 | Daniel Luch | Collector grid and interconnect structures for photovoltaic arrays and modules |
US10553740B2 (en) | 2006-06-02 | 2020-02-04 | Solaero Technologies Corp. | Metamorphic layers in multijunction solar cells |
US10026860B2 (en) | 2006-06-02 | 2018-07-17 | Solaero Technologies Corp. | Metamorphic layers in multijunction solar cells |
US8536445B2 (en) | 2006-06-02 | 2013-09-17 | Emcore Solar Power, Inc. | Inverted metamorphic multijunction solar cells |
US20090314348A1 (en) * | 2006-08-07 | 2009-12-24 | Mcglynn Daniel | Terrestrial solar power system using iii-v semiconductor solar cells |
US8513518B2 (en) | 2006-08-07 | 2013-08-20 | Emcore Solar Power, Inc. | Terrestrial solar power system using III-V semiconductor solar cells |
US8686282B2 (en) | 2006-08-07 | 2014-04-01 | Emcore Solar Power, Inc. | Solar power system for space vehicles or satellites using inverted metamorphic multijunction solar cells |
US20080092944A1 (en) * | 2006-10-16 | 2008-04-24 | Leonid Rubin | Semiconductor structure and process for forming ohmic connections to a semiconductor structure |
US20080245409A1 (en) * | 2006-12-27 | 2008-10-09 | Emcore Corporation | Inverted Metamorphic Solar Cell Mounted on Flexible Film |
US20080185038A1 (en) * | 2007-02-02 | 2008-08-07 | Emcore Corporation | Inverted metamorphic solar cell with via for backside contacts |
WO2009012567A1 (en) * | 2007-07-23 | 2009-01-29 | Day4 Energy Inc. | Shading protection for solar cells and solar cell modules |
US20090032090A1 (en) * | 2007-07-30 | 2009-02-05 | Emcore Corporation | Method for assembling a terrestrial solar array including a rigid support frame |
US20090032086A1 (en) * | 2007-07-30 | 2009-02-05 | Emcore Corporation | Terrestrial solar array including a rigid support frame |
US20090038679A1 (en) * | 2007-08-09 | 2009-02-12 | Emcore Corporation | Thin Multijunction Solar Cells With Plated Metal OHMIC Contact and Support |
US9231147B2 (en) | 2007-09-24 | 2016-01-05 | Solaero Technologies Corp. | Heterojunction subcells in inverted metamorphic multijunction solar cells |
US10381505B2 (en) | 2007-09-24 | 2019-08-13 | Solaero Technologies Corp. | Inverted metamorphic multijunction solar cells including metamorphic layers |
US8895342B2 (en) | 2007-09-24 | 2014-11-25 | Emcore Solar Power, Inc. | Heterojunction subcells in inverted metamorphic multijunction solar cells |
US8946608B2 (en) | 2008-02-01 | 2015-02-03 | Suncore Photovoltaics, Inc. | Solar tracking system |
US8759138B2 (en) | 2008-02-11 | 2014-06-24 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
US9923112B2 (en) | 2008-02-11 | 2018-03-20 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
US9331228B2 (en) | 2008-02-11 | 2016-05-03 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
US8293568B2 (en) | 2008-07-28 | 2012-10-23 | Day4 Energy Inc. | Crystalline silicon PV cell with selective emitter produced with low temperature precision etch back and passivation process |
US8513514B2 (en) | 2008-10-24 | 2013-08-20 | Suncore Photovoltaics, Inc. | Solar tracking for terrestrial solar arrays with variable start and stop positions |
US8890044B2 (en) | 2008-10-24 | 2014-11-18 | Suncore Photovoltaics, Incorporated | Solar cell system |
US8507837B2 (en) | 2008-10-24 | 2013-08-13 | Suncore Photovoltaics, Inc. | Techniques for monitoring solar array performance and applications thereof |
US20100233838A1 (en) * | 2009-03-10 | 2010-09-16 | Emcore Solar Power, Inc. | Mounting of Solar Cells on a Flexible Substrate |
US9012771B1 (en) | 2009-09-03 | 2015-04-21 | Suncore Photovoltaics, Inc. | Solar cell receiver subassembly with a heat shield for use in a concentrating solar system |
US9806215B2 (en) | 2009-09-03 | 2017-10-31 | Suncore Photovoltaics, Inc. | Encapsulated concentrated photovoltaic system subassembly for III-V semiconductor solar cells |
US8563347B2 (en) | 2010-11-17 | 2013-10-22 | E I Du Pont De Nemours And Company | Method for producing a thin-film photovoltaic cell having an etchant-resistant electrode and an integrated bypass diode and a panel incorporating the same |
US8460964B2 (en) | 2010-11-17 | 2013-06-11 | E I Du Pont De Nemours And Company | Method for producing an array of thin-film photovoltaic cells having a totally separated integrated bypass diode and method for producing a panel incorporating the same |
US9178095B2 (en) | 2010-12-06 | 2015-11-03 | 4Power, Llc | High-efficiency solar-cell arrays with integrated devices and methods for forming them |
US8604330B1 (en) * | 2010-12-06 | 2013-12-10 | 4Power, Llc | High-efficiency solar-cell arrays with integrated devices and methods for forming them |
US9083121B2 (en) | 2010-12-17 | 2015-07-14 | Sunpower Corporation | Diode-included connector, photovoltaic laminate and photovoltaic assembly using same |
US10903383B2 (en) | 2012-09-14 | 2021-01-26 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10998462B2 (en) | 2012-09-14 | 2021-05-04 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11646388B2 (en) * | 2012-09-14 | 2023-05-09 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US20140076386A1 (en) * | 2012-09-14 | 2014-03-20 | The Boeing Company | GROUP-IV SOLAR CELL STRUCTURE USING GROUP-IV or III-V HETEROSTRUCTURES |
US9947823B2 (en) | 2012-09-14 | 2018-04-17 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11495705B2 (en) | 2012-09-14 | 2022-11-08 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10811553B2 (en) | 2012-09-14 | 2020-10-20 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10879414B2 (en) | 2012-09-14 | 2020-12-29 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10896990B2 (en) | 2012-09-14 | 2021-01-19 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11133429B2 (en) | 2012-09-14 | 2021-09-28 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US10153388B1 (en) | 2013-03-15 | 2018-12-11 | Solaero Technologies Corp. | Emissivity coating for space solar cell arrays |
US10763385B2 (en) | 2015-03-02 | 2020-09-01 | Azur Space Solar Power Gmbh | Solar cell device |
JP2016163046A (en) * | 2015-03-02 | 2016-09-05 | アズール スペース ソーラー パワー ゲゼルシャフト ミット ベシュレンクテル ハフツングAZUR SPACE Solar Power GmbH | Solar cell device |
CN105336749A (en) * | 2015-10-14 | 2016-02-17 | 天津三安光电有限公司 | Inversion multijunction solar cell chip of integration bypass diode and preparation method thereof |
US11329177B2 (en) | 2018-11-08 | 2022-05-10 | Swift Solar Inc | Stable perovskite module interconnects |
US11728450B2 (en) | 2018-11-08 | 2023-08-15 | Swift Solar Inc. | Stable perovskite module interconnects |
WO2020185428A1 (en) * | 2019-03-11 | 2020-09-17 | Swift Solar Inc. | Integration of bypass diodes within thin film photovoltaic module interconnects |
US11631777B2 (en) | 2019-03-11 | 2023-04-18 | Swift Solar Inc. | Integration of bypass diodes within thin film photovoltaic module interconnects |
Also Published As
Publication number | Publication date |
---|---|
JP2003505862A (en) | 2003-02-12 |
JP3661941B2 (en) | 2005-06-22 |
EP1125331B1 (en) | 2010-08-04 |
WO2001006565A1 (en) | 2001-01-25 |
US6635507B1 (en) | 2003-10-21 |
DE60044775D1 (en) | 2010-09-16 |
EP1125331A1 (en) | 2001-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6635507B1 (en) | Monolithic bypass-diode and solar-cell string assembly | |
US9029685B2 (en) | Monolithic bypass diode and photovoltaic cell with bypass diode formed in back of substrate | |
US5100480A (en) | Solar cell and method for manufacturing the same | |
US5616185A (en) | Solar cell with integrated bypass diode and method | |
US8263855B2 (en) | Multijunction solar cell with a bypass diode | |
US7687707B2 (en) | Via structures in solar cells with bypass diode | |
US7449630B2 (en) | Solar cell having an integral monolithically grown bypass diode | |
US6784358B2 (en) | Solar cell structure utilizing an amorphous silicon discrete by-pass diode | |
US7932462B2 (en) | Arrangement comprising a solar cell and an integrated bypass diode | |
US5716459A (en) | Monolithically integrated solar cell microarray and fabrication method | |
EP1008188B1 (en) | Solar cell having an integral monolithically grown bypass diode | |
EP1153441A1 (en) | Solar cell arrangements | |
US4846896A (en) | Solar cell with integral reverse voltage protection diode | |
EP1428267B1 (en) | Solar cell having a bypass diode for reverse bias protection | |
JP2005512306A (en) | Solar cell device having bypass diode for reverse bias protection and method for manufacturing the same | |
EP2197042A2 (en) | Solar cell having an integral monolithically grown bypass diode | |
JPH0548134A (en) | Solar battery and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |