US20020130357A1 - Self-aligned floating gate flash cell system and method - Google Patents
Self-aligned floating gate flash cell system and method Download PDFInfo
- Publication number
- US20020130357A1 US20020130357A1 US09/808,484 US80848401A US2002130357A1 US 20020130357 A1 US20020130357 A1 US 20020130357A1 US 80848401 A US80848401 A US 80848401A US 2002130357 A1 US2002130357 A1 US 2002130357A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- polysilicon
- floating gate
- field oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
Definitions
- the present invention relates to the field of semiconductor manufacture and, more particularly, to a flash memory device and method of fabrication.
- a memory cell includes a substrate, a source, a drain, at least one trench, a field oxide region, a tunnel oxide layer, at least one floating gate layer, at least one polysilicon wing, a dielectric layer and a control gate.
- the substrate has at least one semiconductor layer.
- the source is formed in the substrate.
- the drain is formed in the substrate.
- the at least one trench is formed in the substrate.
- the field oxide region is formed in the trench.
- the tunnel oxide layer is formed over the substrate.
- the at least one floating gate layer is formed over the tunnel oxide layer.
- the at least one polysilicon ear is formed on the at least one floating gate layer and adjacent to the field oxide.
- the dielectric layer is formed over the substrate and the floating gate layer.
- the control gate layer is formed over the dielectric layer.
- a method of fabricating a memory cell is disclosed.
- a substrate having at least one semiconductor layer is provided.
- a source and drain are formed in the substrate.
- a tunnel oxide layer is formed over the substrate.
- a first polysilicon layer is formed over the tunnel oxide layer.
- a nitride layer is formed over the first polysilicon layer. Areas of the nitride layer and first polysilicon layer are selectively removed leaving at least one floating gate layer. Trench areas are patterned in the substrate. Field oxide is deposited in the trench areas. Planarization is performed. The nitride layer is removed.
- a second polysilicon layer is deposited over the substrate.
- a method of fabricating a memory cell is disclosed.
- a substrate having at least one semiconductor layer is provided.
- a source and a drain are formed in the substrate.
- a tunnel oxide layer is formed over the substrate.
- a first polysilicon layer is formed over the substrate.
- a nitride layer is formed over the first polysilicon layer. Selected portions of the tunnel oxide layer, the first polysilicon layer, the nitride layer and the substrate are removed to form at least one shallow trench to a desired depth.
- Field oxide is deposited into the at least one shallow trench. The field oxide and the nitride layer are planarized to create a planar surface of the stacked gate structure. The nitride layer is removed.
- FIG. 5A illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 7B illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 8 illustrates a method of fabricating selected portion of a memory cell according to another embodiment of the invention.
- FIG. 1B illustrates a stacked region of a memory cell according to one embodiment of the invention.
- the illustrated portion of the memory cell includes a substrate 101 , a tunnel oxide layer 102 , a floating gate (FG) polysilicon (poly) layer 103 , floating gate poly wings 104 , a field oxide region 105 , a dielectric layer 106 and a control gate layer 107 .
- the substrate 101 is generally silicon, but other types of semiconductor materials may be used and has an upper surface 108 .
- the field oxide region 105 electrically isolates individual memory cells.
- the FG poly layer 103 includes an upper surface 109 .
- the FG poly layer 103 and the FG poly wings 104 typically comprise conductive polysilicon but need not be made of the same material.
- a substrate 701 is provided at 601 .
- the substrate 701 is, generally, a silicon substrate.
- a tunnel oxide layer 702 is formed over the substrate 701 at 602 .
- a self aligned floating gate (SA-FG) poly layer 703 is formed over the tunnel oxide layer 702 at 603 .
- a nitride layer 704 is formed over the SA-FG poly layer 703 at block 604 .
- FIG. 7A illustrates the stacked gate region at this stage of the method.
- a second polysilicon layer 708 is deposited over the stacked gate region at block 609 .
- the second polysilicon layer 708 may also be referred to as FG poly 2 .
- FIG. 7E illustrates the stacked gate region at this stage of the method.
- a spacer etch is performed to remove portions of the second poly layer 708 at block 611 leaving FG poly single sided ears 709 of FIG. 7F to increase capacitive coupling of memory cells of the stacked gate region.
- FIG. 7F illustrates a stacked gate region after the method has been performed.
Abstract
Methods and devices are disclosed utilizing a polysilicon wings or ears in a stacked gate region. The stacked gate region includes a substrate, at least one trench, an oxide layer, at least one floating gate layer and at least one polysilicon wing. The substrate has at least one semiconductor layer. The at least one trench is formed in the substrate and filled with an oxide. The oxide layer is formed over the substrate and the trench. The at least one floating gate layer is formed over the oxide layer. The at least one polysilicon wing is formed adjacent to vertical edges of the at least one floating gate layer and over the oxide layer. The present invention includes polysilicon wings or ears which can increase the capacitive coupling of memory cells in memory devices in which they are used. Generally, the polysilicon wings or ears are placed proximate to the floating gate of a memory cell. Thus, the present invention may allow for further reducing or scaling the size of memory cells and devices.
Description
- The present invention relates to the field of semiconductor manufacture and, more particularly, to a flash memory device and method of fabrication.
- As computers become increasingly complex, the need for improved memory storage, and in particular the need for an increased number of memory cells per unit area, increases. At the same time, there is a continuing drive to minimize the size of computers and memory devices. Accordingly, it is a goal of memory device fabrication to increase the number of memory cells per unit area or wafer area.
- A conventional non-volatile semiconductor memory device in which contents are electrically programmable and simultaneously erased by one operation is a flash memory device. Flash memory allows for blocks of memory cells to be erased in one operation. Flash memory devices have the characteristics of low power and fast operation making them ideal for portable devices. Flash memory is commonly used in portable devices such as laptop or notebook computers, digital audio players and personal digital assistant (PDA) devices.
- In flash memory, a charged floating gate is one logic state, typically represented by the
binary digit 1, while a non-charged floating gate is the opposite logic state typically represented by thebinary digit 0. Charges are injected or written to a floating gate by any number of methods, including avalanche injection, channel injection, Fowler-Nordheim tunneling, and channel hot electron injection, for example. - An important parameter for a flash memory cell is the capacitive coupling of the memory cell. It is difficult to reduce the size or scale down the memory cell while maintaining a desired or required capacitive coupling. This parameter can be a significant factor in the drive to reduce memory cell size. Accordingly, there is a need for a memory cell production scheme directed to reducing the size of a memory cell while maintaining or improving the capacitive coupling of the memory cell.
- This need is met by the present invention, wherein a stacked gate region of a memory cell is disclosed. The flash memory device includes a substrate, at least one trench, an oxide layer, at least one floating gate and at least one polysilicon wing. The substrate has at least one semiconductor layer. The at least one trench is formed in the substrate and filled with an oxide. The oxide layer is formed over the substrate and the trench. The at least one floating gate is formed over the oxide layer. The at least one polysilicon wing is formed adjacent to vertical edges of the at least one floating gate and over the oxide layer. Other methods and devices are disclosed.
- The present invention includes polysilicon wings or ears which can increase the capacitive coupling of memory cells in memory devices in which they are used. Generally, the polysilicon wings or ears are placed proximate to the floating gate of a memory cell. Thus, the present invention may allow for further reducing or scaling the size of memory cells and devices.
- According to one embodiment of the invention, a stacked gate region of a memory cell is disclosed having a substrate, at least one trench, a field oxide region, a tunnel oxide layer, at least one floating gate layer and at least one polysilicon wing. The substrate has at least one semiconductor layer. The at least one trench is formed in the substrate. The field oxide region is formed in the trench. The tunnel oxide layer is formed over the substrate. The at least one floating gate is formed over the tunnel oxide layer. The at least one polysilicon wing is formed adjacent to the at least one floating gate layer and over a portion of the field oxide region.
- According to another embodiment of the invention, a stacked gate region of a memory cell is disclosed. The stacked gate region includes a substrate, at least one trench, field oxide, a tunnel oxide layer, at least one floating gate and at least one polysilicon ear. The substrate has at least one semiconductor layer. The at least one trench is formed in the substrate. The field oxide is deposited in the at least one trench and extends above an upper surface of the substrate. The tunnel oxide layer is formed over at least a portion of the substrate. The at least one floating gate layer is formed over the tunnel oxide layer. The at least one polysilicon ear is formed on the at least one floating gate layer and adjacent to the field oxide.
- According to yet another embodiment of the invention, a stacked gate region of a memory cell is disclosed. The stacked gate region includes a substrate, at least one trench, a tunnel oxide layer, at least one floating gate layer, field oxide and at least on polysilicon ear. The substrate has at least one semiconductor layer. The at least one trench is formed in the substrate. The tunnel oxide layer is formed over at least a portion of the substrate. The at least one floating gate layer is formed over the oxide layer. The field oxide is deposited in the at least one trench. The at least one polysilicon ear is formed on the at least one floating gate layer.
- According to yet another embodiment of the invention, a stacked gate region of a memory cell is disclosed. The stacked gate region includes a substrate, a plurality of trenches, a tunnel oxide layer, at least one floating gate layer, field oxide regions and a pair of polysilicon wings. The substrate has at least one semiconductor layer. The plurality of trenches are formed in the substrate. The respective field oxide regions are formed in the trenches. The tunnel oxide layer is formed over the substrate. The floating gate layer is formed over the tunnel oxide layer. The pair of polysilicon wings are located adjacent to opposite ends of the floating gate layer, co-planer with the floating gate layer and over a portion of corresponding ones of the field oxide regions.
- According to yet another embodiment of the invention, a stacked gate region of a memory cell is disclosed. The stacked gate region includes a substrate, a plurality of trenches, a tunnel oxide layer, at least one floating gate layer, field oxide regions and a pair of polysilicon ears. The substrate has at least one semiconductor layer. The plurality of trenches are formed in the substrate. The respective field oxide regions are formed in the trenches. The tunnel oxide layer is formed over the substrate. The floating gate layer is formed over the tunnel oxide layer. The pair of polysilicon ears are formed adjacent to corresponding ones of the field oxide regions on the floating gate layer and projecting perpendicular to an upper surface of the floating gate layer.
- According to yet another embodiment of the invention, a stacked gate region of a memory cell is disclosed. The stacked gate region includes a substrate, a plurality of trenches, a tunnel oxide layer, at least one floating gate layer, field oxide regions and a pair of polysilicon ears. The substrate has at least one semiconductor layer. The plurality of trenches are formed in the substrate. The respective field oxide regions are formed in the trenches. The tunnel oxide layer is formed over the substrate. The floating gate layer is formed over the tunnel oxide layer. The pair of polysilicon ears are formed adjacent to the floating gate layer.
- According to yet another embodiment of the invention, a memory cell is disclosed. The memory cell includes a substrate, a source, a drain, at least one trench, a field oxide region, a tunnel oxide layer, at least one floating gate layer, at least one polysilicon wing, a dielectric layer and a control gate. The substrate has at least one semiconductor layer. The source is formed in the substrate. The drain is formed in the substrate. The at least one trench is formed in the substrate. The field oxide region is formed in the trench. The tunnel oxide layer is formed over the substrate. The at least one floating gate layer is formed over the tunnel oxide layer. The at least one polysilicon wing is formed adjacent to the at least one floating gate layer and over a portion of the field oxide region. The dielectric layer is formed over the substrate and the floating gate layer. The control gate layer is formed over the dielectric layer.
- According to yet another embodiment of the invention, a memory cell is disclosed. The memory cell includes a substrate, a source, a drain, at least one trench, a field oxide region, a tunnel oxide layer, at least one floating gate layer, at least one polysilicon wing, a dielectric layer and a control gate. The substrate has at least one semiconductor layer. The source is formed in the substrate. The drain is formed in the substrate. The at least one trench is formed in the substrate. The field oxide region is formed in the trench. The tunnel oxide layer is formed over the substrate. The at least one floating gate layer is formed over the tunnel oxide layer. The at least one polysilicon ear is formed on the at least one floating gate layer and adjacent to the field oxide. The dielectric layer is formed over the substrate and the floating gate layer. The control gate layer is formed over the dielectric layer.
- According to yet another embodiment of the invention, a memory cell is disclosed. The memory cell includes a substrate, a source, a drain, at least one trench, a field oxide region, a tunnel oxide layer, at least one floating gate layer, at least one polysilicon wing, a dielectric layer and a control gate. The substrate has at least one semiconductor layer. The source is formed in the substrate. The drain is formed in the substrate. The at least one trench is formed in the substrate. The field oxide region is formed in the trench. The tunnel oxide layer is formed over the substrate. The at least one floating gate layer is formed over the tunnel oxide layer. The at least one polysilicon ear is formed on the at least one floating gate layer. The dielectric layer is formed over the substrate and the floating gate layer. The control gate layer is formed over the dielectric layer.
- According to yet another embodiment of the invention, a method of fabricating a stacked gate region is disclosed. A substrate having at least one semiconductor layer is provided. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the tunnel oxide layer. A nitride layer is formed over the first polysilicon layer. Selected areas of the first polysilicon layer are masked. Unmasked areas of the first polysilicon layer are etched leaving at least one floating gate layer. Trench areas are patterned in the substrate. Field oxide is deposited in the trench. A surface of the stacked gate structure is planarized. An oxide etch back is performed to remove selected amounts of the field oxide. The nitride layer is removed. A second polysilicon layer is deposited over the substrate. Selected portions of the second polysilicon layer are removed so as to leave polysilicon wings formed adjacent to the at least one floating gate layer and over a portion of the field oxide.
- According to another embodiment of the invention, a method of fabricating a stacked gate region is disclosed. A substrate having at least one semiconductor layer is provided. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the tunnel oxide layer. A nitride layer is formed over the first polysilicon layer. Areas of the nitride layer and first polysilicon layer are selectively removed leaving at least one floating gate layer. Trench areas are patterned in the substrate. Field oxide is deposited in the trench areas. A surface of the stacked gate region is planarized. The nitride layer is removed. A second polysilicon layer is deposited over the substrate. Portions of the second polysilicon layer are selectively removed leaving single sided ears, each having one vertical side adjacent to sides of the field oxide and one lower side on one of the at least one floating gate layer.
- According to yet another embodiment of the invention, a method of fabricating a stacked gate region is disclosed. A substrate having at least one semiconductor layer is provided. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the substrate. A nitride layer is formed over the first polysilicon layer. Selected portions of the tunnel oxide layer, the first polysilicon layer, the nitride layer and the substrate are removed to form the at least one trench to a desired depth. Field oxide is deposited into the at least one trench. The field oxide and the nitride layer are planarized. The nitride layer is removed. A second polysilicon layer is deposited over the substrate and portions of the second polysilicon layer are selectively removed leaving single sided ears, each having one vertical side adjacent to sides of the field oxide and one lower side on one of the at least one floating gate layer. A portion of the field oxide is removed such that an upper surface of the field oxide is substantially co-planer with an upper surface of the at least one floating gate layer leaving double sided ears.
- According to another embodiment of the invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A floating gate layer is formed over the substrate. A trench is formed in the substrate. A polysilicon wing is formed adjacent to a vertical edge of the floating gate.
- According to still yet another embodiment of the present invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A floating gate layer is formed over a substrate without using photolithography. A trench is formed in the substrate. Field oxide is deposited into the trench beyond an upper surface of the floating gate layer. A polysilicon ear is formed over the floating gate layer and adjacent to an exposed vertical edge of the field oxide.
- According to another embodiment of the invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A floating gate layer is formed over the substrate without using photolithography. A trench is formed in the substrate. Field oxide is deposited into the trench beyond an upper surface of the floating gate layer. A polysilicon ear is formed over the floating gate layer and adjacent to an exposed vertical edge of the field oxide. Field oxide is removed such that an upper surface of the field oxide is substantially planar to the upper surface of the floating gate layer.
- According to another embodiment of the invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A source and drain are formed in the substrate. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the tunnel oxide layer. A nitride layer is formed over the first polysilicon layer. Selected areas of the first polysilicon layer are masked. Unmasked areas of the first polysilicon layer are etched leaving at least one floating gate layer. Trench areas are patterned in the substrate. Field oxide is deposited in the trench areas. A surface of the stacked gate structure is planarized. An oxide etch back is performed to remove selected amounts of the field oxide. The nitride layer is removed. A second polysilicon layer is deposited over the substrate and selected portions of the second polysilicon layer are removed so as to leave polysilicon wings formed adjacent to the at least one floating gate layer and over a portion of the field oxide. A dielectric layer is formed over the floating gate layer. A control gate layer is formed over the dielectric layer.
- According to yet another embodiment of the invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A source and drain are formed in the substrate. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the tunnel oxide layer. A nitride layer is formed over the first polysilicon layer. Areas of the nitride layer and first polysilicon layer are selectively removed leaving at least one floating gate layer. Trench areas are patterned in the substrate. Field oxide is deposited in the trench areas. Planarization is performed. The nitride layer is removed. A second polysilicon layer is deposited over the substrate. Portions of the second polysilicon layer are removed leaving single sided ears, each having one vertical side adjacent to sides of the field oxide and one lower side on one of the at least one floating gate layer. A dielectric layer is formed over the floating gate layer, the polysilicon ears and the substrate. A control gate layer is formed over the dielectric layer.
- According to another embodiment of the invention, a method of fabricating a memory cell is disclosed. A substrate having at least one semiconductor layer is provided. A source and a drain are formed in the substrate. A tunnel oxide layer is formed over the substrate. A first polysilicon layer is formed over the substrate. A nitride layer is formed over the first polysilicon layer. Selected portions of the tunnel oxide layer, the first polysilicon layer, the nitride layer and the substrate are removed to form at least one shallow trench to a desired depth. Field oxide is deposited into the at least one shallow trench. The field oxide and the nitride layer are planarized to create a planar surface of the stacked gate structure. The nitride layer is removed. A second polysilicon layer is formed over the substrate and portions of the second polysilicon layer are removed leaving single sided ears, each having one vertical side adjacent to sides of the field oxide and one lower side on one of the at least one floating gate layer. A portion of the field oxide is removed such that an upper surface of the field oxide is substantially co-planer with an upper surface of the at least one floating gate layer leaving double sided ears. A dielectric layer is formed over the floating gate layer, the polysilicon wings and the substrate. A control gate layer is formed over the dielectric layer.
- The following detailed description of the present invention can be best understood when read in conjunction with the accompanying drawings, where like structure is indicated with like reference numerals.
- FIG. 1A illustrates a memory array according to one embodiment of the invention.
- FIG. 1B illustrates a cross section of a selected portion of a memory cell according to one embodiment of the invention.
- FIG. 2 illustrates a cross section of selected portion of a memory cell according to another embodiment of the invention.
- FIG. 3 illustrates a cross section of selected portion of a memory cell according to another embodiment of the invention.
- FIG. 4 illustrates a method of fabricating a memory cell according to one embodiment of the invention.
- FIG. 5A illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5B illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5C illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5D illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5E illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5F illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 5G illustrates a stage of fabrication of the method of FIG. 4.
- FIG. 6 illustrates a method of fabricating a selected portion of a memory cell according to another embodiment of the invention.
- FIG. 7A illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 7B illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 7C illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 7D illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 7E illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 7F illustrates a stage of fabrication of the method of FIG. 6.
- FIG. 8 illustrates a method of fabricating selected portion of a memory cell according to another embodiment of the invention.
- FIG. 9A illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9B illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9C illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9D illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9E illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9F illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 9G illustrates a stage of fabrication of the method of FIG. 8.
- FIG. 10 is a computer system with which embodiments of the invention may be used.
- FIG. 1A illustrates a
memory array 260 according to one embodiment of the invention. Thememory array 260 includes a plurality ofmemory cells 190. Eachmemory cell 190 includes asource 210, drain 220 and a stacked gate region orgate structure 200. Thegate structure 200 includes a floatinggate 250 and acontrol gate 240. The floatinggate 250 includes polysilicon wings or ears, described in further detail herein, which increase the capacitive coupling of thememory cell 190. Thecontrol gates 240 of therespective cells 190 in a row are formed integral to a common word line (WL) associated with the row. In the completed memory array, thesource 210 of eachmemory cell 190 in a column is formed in a common region with thesource 210 of one of the adjacent memory cells. Similarly, thedrain 220 of each memory cell is formed in a common region with thedrain 220 of another adjacent memory cell. Additionally, thesources 210 of eachmemory cell 190 in a row, and hence pair of rows, are formed as a common region, facilitating formation of a common source line CS. The drain of each cell in a row of cells is connected by a conductive bit line (BL). A memory array of this nature, but without polysilicon wings or ears, is illustrated in further detail in U.S. Pat. No. 5,680,345, the disclosure of which is incorporated herein by reference. - To effect a charge on floating
gate 250, the voltage oncontrol gate 240 is capacitively coupled to floatinggate 250, which permitscontrol gate 240 to control the voltage on floatinggate 250. Inadequate capacitive coupling betweencontrol gate 240 and floatinggate 250 may inhibit proper operation ofmemory cell 190. The degree or amount of capacitive coupling is increased by increasing the overlapping surface area ofcontrol gates 240 to floatinggates 250.Control gate 240 and floatinggate 250 generally comprise parallel planes of conductive material separated by a dielectric layer. If the floatinggate 250 is too small, the effectiveness of the coupling degrades and adversely affects the threshold voltage. Consequently, each floatinggate 250 must provide sufficient area to effectively couplecontrol gate 240 to floatinggate 250. By including polysilicon wings or ears of the present invention, as described in further detail herein, with the floatinggate 250, the lateral dimensions of the floatinggate 250 can be reduced, thereby reducing the size of the memory cell, while maintaining an appropriate capacitive coupling. - FIG. 1B illustrates a stacked region of a memory cell according to one embodiment of the invention. The illustrated portion of the memory cell includes a
substrate 101, atunnel oxide layer 102, a floating gate (FG) polysilicon (poly)layer 103, floatinggate poly wings 104, afield oxide region 105, adielectric layer 106 and acontrol gate layer 107. Thesubstrate 101 is generally silicon, but other types of semiconductor materials may be used and has anupper surface 108. Thefield oxide region 105 electrically isolates individual memory cells. TheFG poly layer 103 includes anupper surface 109. TheFG poly layer 103 and theFG poly wings 104 typically comprise conductive polysilicon but need not be made of the same material. The configuration of theFG poly layer 103 and theFG poly wings 104 enables formation of a memory cell characterized by higher capacitive coupling between the FG structure and thecontrol gate layer 107. TheFG poly wings 104 overlap thefield oxide region 105. For the purpose of defining and describing the present invention, “wings” comprise regions of material located adjacent to and generally coplanar with an associated material. Wings are described herein as merely “generally” coplanar because it is contemplated that portions of a wing may extend beyond or outside the bounds of the plane of the associated material. In the embodiment of FIG. 1B, for example, thewings 104 are located adjacent to and are generally coplanar with theFG poly layer 103. The stacked gate region of a memory cell is able to be fabricated without using a floating gate photolithography step. - FIG. 2 illustrates a stacked region of a memory cell according to another embodiment of the invention. The illustrated portion of the memory cell includes a
substrate 201, atunnel oxide layer 202, a floating gate (FG) polysilicon (poly)layer 203, floatinggate poly ears 204, afield oxide region 205, adielectric layer 206 and acontrol gate layer 207. Thesubstrate 201 is generally silicon, but other types of semiconductor materials may be used. Thesubstrate 201 has anupper surface 208. TheFG poly layer 203 includes anupper surface 209. TheFG poly layer 203 and the FGpoly ears 204 may be made of the same material or different material. The configuration of theFG poly layer 203 and the FGpoly ears 204 results in a higher capacitive coupling between the FG poly structure and thecontrol gate layer 207. A single side of the FGpoly ears 204 contacts thefield oxide region 205. For the purposes of describing and defining the present invention, “ears” comprises regions of material positioned adjacent to a portion of an associated material and projecting from or extending substantially beyond the bounds of the plane of the associated material. In the embodiment of FIG. 2, for example, theears 204 are adjacent to a portion of theFG poly layer 203 and project from theFG poly layer 203 in a substantially perpendicular fashion. Thepoly ears 204 of FIG. 2 may also be identified as “single-sided” ears because they are adjacent to field oxide on a single side. The memory cell of FIG. 2 may also be fabricated without using a floating gate photolithography step. - FIG. 3 illustrates a stacked region of a memory cell according to another embodiment of the invention. The stacked region of a memory cell includes a
substrate 301, atunnel oxide layer 302, a floating gate (FG) polysilicon (poly)layer 303, floatinggate poly ears 304, afield oxide region 305, adielectric layer 306 and acontrol gate layer 307. Thesubstrate 301 is generally silicon, but other types of semiconductor materials may be used. Thesubstrate 301 has anupper surface 308. TheFG poly layer 303 includes anupper surface 309. TheFG poly layer 303 and the FGpoly ears 304 may be made of the same material or different material. The configuration of theFG poly layer 303 and the FGpoly ears 304 results in a higher capacitive coupling between theFG poly layer 303 and thecontrol gate layer 307 for memory cells of the flash memory device. The poly ears of FIG. 3 may also be identified as double sided ears because both vertical sides avoid contact with thefield oxide region 305. Neither side of the FGpoly ears 304 overlap or contact thefield oxide region 305, further increasing the capacitive coupling of the memory cells. The memory cell of FIG. 3 may also be fabricated without using a floating gate photolithography step. - FIG. 4 illustrates a method of fabricating the stacked gate region illustrated in FIG. 1B. FIGS. 5A, 5B,5C, 5D, 5E, 5F and 5G illustrate stages of the method of FIG. 4.
- A
substrate 501 is provided at 401. Thesubstrate 501 is, generally, a silicon substrate. Atunnel oxide layer 502 is formed over thesubstrate 501 at 402. A self aligned floating gate (SA-FG)poly layer 503 is formed over thetunnel oxide layer 502 at 403. Anitride layer 504 is formed over the SA-FG poly layer 503 atblock 404. FIG. 5A illustrates the stacked gate region at this stage of the method. - A layer of photo resist505 is deposited over the
nitride layer 504 in selected areas by utilizing a mask atblock 405. The areas covered by the photo resist indicate areas not to be etched and permit forming gates of the flash memory device. The flash memory device is etched atblock 406. Layers and substrate are removed by the etch to form a shallow trench as shown by 506 in FIG. 5B. The etch performed atblock 406, may also be referred to as a shallow trench isolation (STI) etch. FIG. 5B illustrates the stacked gate region at this stage of the method. - The photo resist505 is removed,
field oxide 507 is deposited into the trenches and mechanical planarization is performed atblock 407. For example, chemical mechanical planarization (CMP) could be used as one type of mechanical planarization. FIG. 5C illustrates the stacked gate region at this stage of the method. - An oxide etch back is performed at
block 408 to remove a determined amount of thefield oxide 507 so that thefield oxide 507 is below an upper surface of theFG poly layer 503 and above the upper surface of thetunnel oxide layer 503. FIG. 5D illustrates the stacked gate region after the oxide etch back has been performed. Thenitride layer 504 is removed atblock 409. Thenitride layer 504 can be removed by a process such as etching. FIG. 5E illustrates the stacked gate region after thenitride layer 504 has been removed. - After the
nitride layer 504 has been removed, asecond polysilicon layer 508 is deposited over the stacked gate region atblock 410. Thesecond polysilicon layer 508 may also be referred to asFG poly 2. FIG. 5F illustrates the stacked gate region at this stage of the method. - A spacer etch is performed to remove portions of the
second poly layer 508 atblock 411 leaving the floatinggate poly wings 509 of FIG. 5G. A spacer etch is a method of selectively etching. - Other conventional steps of processing may be performed on the stacked gate region such as, oxide nitride oxide (ONO) formation, control gate (CG) poly deposition, CG poly photolithography and etch, and the like.
- FIG. 6 illustrates a method of fabricating the stacked gate region illustrated in FIG. 2. FIGS. 7A, 7B,7C, 7D, 7E and 7F illustrate stages of the method of FIG. 6.
- A
substrate 701 is provided at 601. Thesubstrate 701 is, generally, a silicon substrate. Atunnel oxide layer 702 is formed over thesubstrate 701 at 602. A self aligned floating gate (SA-FG)poly layer 703 is formed over thetunnel oxide layer 702 at 603. Anitride layer 704 is formed over the SA-FG poly layer 703 atblock 604. FIG. 7A illustrates the stacked gate region at this stage of the method. - A layer of photo resist705 is deposited over the
nitride layer 704 in selected areas by utilizing a mask atblock 605. The areas covered by the photo resist indicate areas not to be etched and permit forming gates of the stacked gate region. The stacked gate region is etched atblock 606. Layers and substrate are removed by the etch to form a shallow trench as shown by 706 in FIG. 7B. The etch performed atblock 606, is also referred to as a shallow trench isolation (STI) etch. FIG. 7B illustrates the stacked gate region at this stage of the method. - The photo resist705 is removed,
field oxide 707 is deposited into the trenches and a mechanical planarization is performed atblock 607. An example of mechanical planarization which may be used is CMP. FIG. 7C illustrates the stacked gate region at this stage of the method. An oxide etch back is not performed. - The
nitride layer 704 is removed atblock 608. Thenitride layer 704 can be removed by a process such as etching. FIG. 7D illustrates the stacked gate region after thenitride layer 704 has been removed. - After the
nitride layer 704 has been removed, asecond polysilicon layer 708 is deposited over the stacked gate region atblock 609. Thesecond polysilicon layer 708 may also be referred to asFG poly 2. FIG. 7E illustrates the stacked gate region at this stage of the method. - A spacer etch is performed to remove portions of the
second poly layer 708 at block 611 leaving FG poly singlesided ears 709 of FIG. 7F to increase capacitive coupling of memory cells of the stacked gate region. FIG. 7F illustrates a stacked gate region after the method has been performed. - Other standard steps of processing may be performed on the stacked gate region such as, oxide nitride oxide (ONO) formation, CG Poly deposition, CG poly photolithography and etch, and the like.
- FIG. 8 illustrates a method of fabricating the stacked gate region illustrated in FIG. 3. FIGS. 9A, 9B,9C, 9D, 9E, 9F and 9G illustrate stages of the method of FIG. 8.
- A
substrate 901 is provided at 801. Thesubstrate 901 is, generally, a silicon substrate. Atunnel oxide layer 902 is formed over thesubstrate 901 at 802. A self aligned floating gate (SA-FG)poly layer 903 is formed over thetunnel oxide layer 902 at 803. Anitride layer 904 is formed over the SA-FG poly layer 903 atblock 804. FIG. 9A illustrates the stacked gate region at this stage of the method. - A layer of photo resist905 is deposited over the
nitride layer 904 in selected areas by utilizing a mask atblock 805. The areas covered by the photo resist indicate areas not to be etched and form gates of the stacked gate region. The stacked gate region is etched atblock 806. Layers and substrate are removed by the etch to form a shallow trench as shown by 906 in FIG. 9B. The etch performed atblock 806, is also referred to as a shallow trench isolation (STI) etch. FIG. 9B illustrates the stacked gate region at this stage of the method. - The photo resist905 is removed,
field oxide 907 is deposited into the trenches and mechanical planarization is performed atblock 807. CMP is an example of a type of mechanical planarization that may be used. FIG. 9C illustrates the stacked gate region at this stage of the method. - The
nitride layer 904 is removed atblock 808. Thenitride layer 904 can be removed by a process such as etching. FIG. 9D illustrates the stacked gate region after thenitride layer 904 has been removed. - After the
nitride layer 904 has been removed, asecond polysilicon layer 908 is deposited over the stacked gate region atblock 809. Thesecond polysilicon layer 908 may also be referred to asFG poly 2. Thesecond polysilicon layer 908 is deposited to a selected thickness or height which corresponds to a desired capacitive coupling. FIG. 9E illustrates the stacked gate region at this stage of the method. - A spacer etch is performed to remove portions of the
second poly layer 908 atblock 810 leaving FG poly singlesided ears 909 in FIG. 9F. - A field oxide etch back is performed at
block 811 to remove a selected amount of field oxide such that the field oxide is below the SA-FG poly 903 but above thetunnel oxide 902. The selected amount of field oxide is removed to create FG poly double sidedears 910 as shown in FIG. 9G by removing thefield oxide 707. - Other standard steps of processing may be performed on the stacked gate region such as, oxide nitride oxide (ONO) formation, CG Poly deposition, CG poly photolithography and etch, and the like.
- FIG. 10 is an illustration of a
computer system 1012 that can use and be used with embodiments of the present invention. As will be appreciated by those skilled in the art, thecomputer system 1012 would includeROM 1014,mass memory 1016,peripheral devices 1018, and I/O devices 1020 in communication with amicroprocessor 1022 via adata bus 1024 or another suitable data communication path. Thememory devices ROM 1014 can include EPROM or EEPROM or flash memory.Mass memory 1016 can include DRAM, synchronous RAM or flash memory. - For the purposes of describing and defining the present invention, formation of a material “on” a substrate or layer refers to formation in contact with a surface of the substrate or layer. Formation “over” a substrate or layer refers to formation above or in contact with a surface of the substrate. A “flash memory device” includes a plurality of memory cells. Each “memory cell” of a flash memory device can comprise components such as a gate, floating gate, control gate, wordline, channel region, a source, self aligned source and a drain. The term “patterning” refers to one or more steps that result in the removal of selected portions of layers. The patterning process is also known by the names photomasking, masking, photolithography and microlithography. The term “self-aligned gate” refers to a memory device where the gate electrodes are formed before the source/drain diffusions are made.
- Many other electronic devices can be fabricated utilizing various embodiments of the present invention. For example, memory devices according to embodiments of the invention can be used in electronic devices such as cell phones, digital cameras, digital video cameras, digital audio players, cable television set top boxes, digital satellite receivers, personal digital assistants and the like.
- Having described the invention in detail and by reference to preferred embodiments thereof, it will be apparent that modifications and variations are possible without departing from the scope of the invention defined in the appended claims. Other suitable materials may be substituted for those specifically recited herein. For example, the substrate may be composed of semiconductors such as gallium arsenide or germanium. Additionally, other dopants may be utilized besides those specifically stated. Generally, dopants are found in groups III and V of the periodic table. Other placements of the polysilicon wings or ears with respect to a floating gate may be used and still be encompassed by the present invention.
Claims (72)
1. A stacked gate region of a memory cell comprising:
a field oxide region;
a tunnel oxide layer;
at least one floating gate layer formed over said tunnel oxide layer; and
at least one polysilicon wing formed adjacent to said at least one floating gate layer and over a portion of said field oxide region.
2. Said stacked gate region of claim 1 , wherein said floating gate layer comprises a first deposited and patterned polysilicon layer.
3. The stacked gate region of claim 2 , wherein said at least one polysilicon wing comprises a second deposited and patterned polysilicon layer.
4. The stacked gate region of claim 1 , wherein said at least one polysilicon wing and said floating gate layer comprise polysilicon.
5. The stacked gate region of claim 1 , wherein the at least one polysilicon wing is substantially vertical.
6. The stacked gate region of claim 1 , wherein the at least one polysilicon wing is substantially co-planar with the floating gate layer.
7. The stacked gate region of claim 1 , wherein the at least one polysilicon wing is adjacent a substantially vertical edge of the floating gate layer.
8. The stacked gate region of claim 1 , wherein said at least one polysilicon wing is comprised of a first polysilicon and said at least one floating gate is comprised of a second polysilicon, wherein said second polysilicon is different than said first polysilicon.
9. A stacked gate region of a memory cell comprising:
a field oxide region;
a tunnel oxide layer;
at least one floating gate layer formed over said tunnel oxide layer; and
at least one ear formed adjacent to said at least one floating gate layer and over a portion of said field oxide region.
10. The stacked gate region of claim 9 , wherein the field oxide region is formed in a trench.
11. The stacked gate region of claim 9 , wherein the at least one ear is comprised of polysilicon.
12. A stacked gate region of a memory cell comprising:
a substrate having at least one semiconductor layer;
at least one trench formed in said substrate;
field oxide deposited in said at least one trench and extending above an upper surface of said substrate;
a tunnel oxide layer formed over at least a portion of said substrate;
at least one floating gate layer formed over said tunnel oxide layer; and
at least one polysilicon ear formed on said at least one floating gate layer and adjacent to said field oxide.
13. The stacked gate region of claim 12 , wherein said at least one polysilicon ear is comprised of a first polysilicon and said at least one floating gate is comprised of a second polysilicon, wherein said second polysilicon is different than said first polysilicon.
14. A stacked gate region of a memory cell comprising:
a substrate having at least one semiconductor layer;
at least one trench formed in said substrate;
a tunnel oxide layer formed over at least a portion of said substrate;
at least one floating gate layer formed over said oxide layer;
field oxide deposited in said at least one trench; and
at least one polysilicon ear formed on said at least one floating gate layer.
15. The stacked gate region of claim 14 , wherein said at least one polysilicon ear has only a lower edge in contact with said at least one floating gate layer.
16. The stacked gate region of claim 14 , wherein said at least one polysilicon ear has a selected height corresponding to a desired capacitive coupling.
17. A stacked gate region of a memory cell comprising:
a substrate having at least one semiconductor layer;
a plurality of trenches formed in said substrate;
respective field oxide regions formed in said trenches;
a tunnel oxide layer formed over said substrate;
a floating gate layer formed over said tunnel oxide layer; and
a pair of polysilicon wings located adjacent to opposite ends of said floating gate layer, co-planer with said floating gate layer and over a portion of corresponding ones of said field oxide regions.
18. The stacked gate region of claim 17 , wherein the floating gate layer comprises a plurality of floating gates and a corresponding pair of polysilicon wings for each of the plurality of floating gates.
19. A stacked gate region of a memory cell comprising:
a substrate having at least one semiconductor layer;
a plurality of trenches formed in said substrate;
respective field oxide regions formed in said trenches;
a tunnel oxide layer formed over said substrate;
a floating gate layer formed over said tunnel oxide layer; and
a pair of polysilicon ears formed adjacent to corresponding ones of said field oxide regions on said floating gate layer and projecting substantially perpendicular to an upper surface of the floating gate layer.
20. The stacked gate region of claim 19 , wherein the floating gate layer comprises a plurality of floating gates and a corresponding pair of polysilicon wings for each of the plurality of floating gates.
21. A stacked gate region of a memory cell comprising:
a substrate having at least one semiconductor layer;
a plurality of trenches formed in said substrate;
respective field oxide regions formed in said trench;
a tunnel oxide layer formed over said substrate;
a floating gate layer formed over said tunnel oxide layer; and
a pair of polysilicon ears adjacent to a portion of said floating gate.
22. The stacked gate region of claim 21 , wherein the floating gate layer comprises a plurality of floating gates and a corresponding pair of polysilicon wings for each of the plurality of floating gates.
23. A memory cell comprising:
a substrate having at least one semiconductor layer;
a source formed in said substrate;
a drain formed in said substrate;
at least one trench formed in said substrate;
a field oxide region formed in said trench;
a tunnel oxide layer formed over said substrate;
at least one floating gate layer formed over said tunnel oxide layer;
at least one polysilicon wing formed adjacent to said at least one floating gate layer and over a portion of said field oxide region;
a dielectric layer formed over said substrate and said floating gate layer; and
a control gate layer formed over said dielectric layer.
24. A memory cell comprising:
a substrate having at least one semiconductor layer;
at least one trench formed in said substrate;
a drain formed in said substrate;
a source formed in said substrate;
field oxide deposited in said at least one trench and extending above an upper surface of said substrate;
a tunnel oxide layer formed over at least a portion of said substrate;
at least one floating gate layer formed over said tunnel oxide layer;
at least one polysilicon ear formed on said at least one floating gate layer and adjacent to said field oxide;
a dielectric layer formed over said substrate and said floating gate layer; and
a control gate layer formed over said dielectric layer.
25. A memory cell comprising:
a substrate having at least one semiconductor layer;
at least one trench formed in said substrate;
a drain formed in said substrate;
a source formed in said substrate;
a tunnel oxide layer formed over at least a portion of said substrate;
at least one floating gate layer formed over said oxide layer;
field oxide deposited in said at least one trench;
at least one polysilicon ear formed on said at least one floating gate layer;
a dielectric layer formed over said substrate and said floating gate layer; and
a control gate layer formed over said dielectric layer.
26. A memory device comprising:
a source formed in a substrate;
a drain formed in the substrate;
a trench formed in the substrate;
a floating gate formed over the substrate; and
a wing formed over the substrate.
27. The memory device of claim 26 , wherein the wing is comprised of polysilicon.
28. The memory device of claim 27 , wherein the floating gate is a self aligned floating gate.
29. The memory device of claim 26 , wherein the wing is substantially vertical.
30. The memory device of claim 26 , wherein the wing is substantially co-planar with the floating gate.
31. The memory device of claim 26 , wherein the wing is adjacent a substantially vertical edge of the floating gate.
32. The memory device of claim 26 further comprising:
field oxide formed in the trench, wherein the field oxide is at the a surface of the floating gate.
33. A memory device comprising:
a source formed in a substrate;
a drain formed in the substrate;
a floating gate formed over the substrate;
field oxide formed in substrate; and
an ear formed over the substrate.
34. The memory device of claim 33 , wherein the ear is comprised of polysilicon.
35. The memory device of claim 33 , wherein the ear is in proximity of, but not in contact with the field oxide.
36. The memory device of claim 33 , wherein the ear extends substantially beyond bounds of the floating gate.
37. The memory device of claim 33 , wherein vertical sides of the ear do not contact the floating gate.
38. The memory device of claim 33 , wherein a vertical edge the ear is adjacent the field oxide and a bottom edge of the ear is adjacent the floating gate.
39. A memory device comprising:
a plurality of memory cells having a plurality of rows, each memory cell comprising:
a control gate, associated with a row, formed integral to a common word line associated with the row;
a source formed in a common region with a source of an adjacent memory cell;
a drain formed in another common region with a drain of an adjacent memory cell;
a floating gate; and
a pair of wings; and
a common source line formed from the common region of the plurality of memory cells; and
a conductive bit line connecting connected to the drain of each memory cell of the row.
40. A memory device comprising:
a plurality of memory cells having a plurality of rows, each memory cell comprising:
a control gate, associated with a row, formed integral to a common word line associated with the row;
a source formed in a common region with a source of an adjacent memory cell;
a drain formed in another common region with a drain of an adjacent memory cell;
a floating gate; and
a pair of ears; and
a common source line formed from the common region of the plurality of memory cells; and
a conductive bit line connecting connected to the drain of each memory cell of the row.
41. A method of fabricating a stacked gate region comprising:
providing a substrate having at least one semiconductor layer;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said tunnel oxide layer;
forming a nitride layer over said first polysilicon layer;
masking selected areas of said first polysilicon layer;
etching unmasked areas of said first polysilicon layer leaving at least one floating gate layer;
patterning trench areas in the substrate;
depositing field oxide in said trench;
performing planarization to planarize a surface of said stacked gate region;
performing an oxide etch back to remove selected amounts of said field oxide;
removing said nitride layer; and
depositing a second polysilicon layer over said substrate and removing selected portions of said second polysilicon layer so as to leave polysilicon wings formed adjacent to said at least one floating gate layer and over a portion of said field oxide.
42. The method of claim 41 , wherein said selected portions of said second polysilicon layer are removed by performing a spacer etch of selected portions of said second polysilicon layer.
43. The method of claim 41 , wherein selected amounts of said field oxide are removed by performing an oxide etch back to remove selected amounts of said field oxide such that said field oxide is below an upper surface of said at least one floating gate layer.
44. The method of claim 41 , wherein planarization is performed through mechanical planarization.
45. The method of claim 41 , wherein masking said selected areas further comprises depositing a layer of photo resist and the method further comprises removing said layer of photo resist prior to depositing said field oxide.
46. The method of claim 41 , wherein said trench areas are patterned by masking selected areas of said stacked gate region and etching said tunnel oxide layer, said nitride layer and said substrate to a desired depth in unselected areas of said stacked gate region.
47. The method of claim 41 , wherein selected areas of said first polysilicon layer are masked by depositing photo resist on said selected areas.
48. A method of fabricating a stacked gate region comprising:
providing a substrate having at least one semiconductor layer;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said tunnel oxide layer;
forming a nitride layer over said first polysilicon layer;
etching said layers to produce at least one floating gate layer;
forming field oxide regions in the substrate;
performing planarization to planarize a surface of said stacked gate region;
removing a portion of said field oxide;
removing said nitride layer; and
forming wings.
49. The method of claim 48 , wherein forming wings comprises depositing a second polysilicon layer over said substrate and removing selected portions of said second polysilicon layer so as to leave polysilicon wings formed adjacent to said at least one floating gate layer and over a portion of said field oxide.
50. The method of claim 48 , wherein forming field oxide regions in the substrate comprises patterning trench areas in the substrate and depositing field oxide in said trench areas.
51. The method of claim 48 , wherein removing a portion of said field oxide comprises performing an oxide etch back to remove selected amounts of said field oxide.
52. The method of claim 48 , wherein etching said layers to produce at least one floating gate layer comprises masking selected areas of said first polysilicon layer and etching unmasked areas of said first polysilicon layer leaving at least one floating gate layer.
53. A method of fabricating a stacked gate region comprising:
providing a substrate having at least one semiconductor layer;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said tunnel oxide layer;
forming a nitride layer over said first polysilicon layer;
selectively removing areas of said nitride layer and first polysilicon layer leaving at least one floating gate layer;
patterning trench areas in the substrate;
depositing field oxide in said trench areas;
planarizing a surface of said stacked gate region;
removing said nitride layer;
depositing a second polysilicon layer over said substrate;
selectively removing portions of said second polysilicon layer leaving single sided ears, each having one vertical side adjacent to sides of said field oxide and one lower side on one of said at least one floating gate layer.
54. The method of claim 53 , wherein said nitride layer is removed by selectively etching remaining portions of said nitride layer.
55. The method of claim 53 , wherein said trench areas are patterned by masking selected areas of said stacked gate region and etching said tunnel oxide layer, said nitride layer and said substrate to a desired depth in unselected areas of said stacked gate region.
56. The method of claim 53 , wherein surfaces of said stacked gate region are planarized by performing mechanical planarization on said field oxide and nitride layers.
57. The method of claim 53 , wherein said areas of said nitride layer and said first polysilicon layer are selectively removed by masking selected areas and etching said nitride layer and first polysilicon layer in unselected areas leaving at least one floating gate layer in said selected areas.
58. A method of fabricating a stacked gate region comprising:
providing a substrate having at least one semiconductor layer;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said substrate;
forming a nitride layer over said first polysilicon layer;
removing selected portions of said tunnel oxide layer, said first polysilicon layer, said nitride layer and said substrate to form at least one shallow trench to a desired depth;
depositing field oxide into said at least one shallow trench;
planarizing said field oxide and said nitride layer to create a planar surface of said stacked gate region;
removing said nitride layer;
depositing a second polysilicon layer over said substrate and selectively removing portions of said second polysilicon layer leaving single sided ears, each having one vertical side adjacent to sides of said field oxide and one lower side on one of said at least one floating gate layer; and
removing a portion of said field oxide such that an upper surface of said field oxide is substantially co-planer with an upper surface of said at least one floating gate layer leaving double sided ears.
59. The method of claim 58 , wherein said field oxide and said nitride layer are planarized by performing chemical mechanical planarization on said field oxide and said nitride layer.
60. The method of claim 58 , wherein said substrate comprises silicon.
61. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a floating gate layer over said substrate;
forming a trench in said substrate; and
forming a polysilicon wing adjacent to a vertical edge of said floating gate.
62. The method of claim 61 further comprising depositing field oxide into said shallow trench.
63. The method of claim 61 , wherein forming a trench is performed by a shallow trench isolation etch instead of photolithography.
64. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a floating gate layer over said substrate without using floating gate layer photolithography;
forming a shallow trench in said substrate;
depositing field oxide into said shallow trench beyond an upper surface of said floating gate layer; and
forming a polysilicon ear over said floating gate layer and adjacent to an exposed vertical edge of said field oxide.
65. The method of claim 64 , wherein forming a polysilicon ear comprises forming a polysilicon ear to a desired height corresponding to a desired capacitive coupling of said memory cell.
66. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a floating gate layer over said substrate without using floating gate layer photolithography;
forming a shallow trench in said substrate;
depositing field oxide into said shallow trench beyond an upper surface of said floating gate layer;
forming a polysilicon ear over said floating gate layer and adjacent to an exposed vertical edge of said field oxide; and
removing field oxide such that an upper surface of said field oxide is substantially planar to said upper surface of said floating gate layer.
67. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a source and drain in said substrate;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said tunnel oxide layer;
forming a nitride layer over said first polysilicon layer;
masking selected areas of said first polysilicon layer;
etching unmasked areas of said first polysilicon layer leaving at least one floating gate layer;
patterning trench areas in the substrate;
depositing field oxide in said trench;
performing planarization to planarize a surface of said stacked gate region;
performing an oxide etch back to remove selected amounts of said field oxide;
removing said nitride layer;
depositing a second polysilicon layer over said substrate and removing selected portions of said second polysilicon layer so as to leave polysilicon wings formed adjacent to said at least one floating gate layer and over a portion of said field oxide;
forming a dielectric layer over said floating gate layer, said polysilicon wings and said substrate; and
forming a control gate layer over said dielectric layer.
68. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a source and a drain in said substrate;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said tunnel oxide layer;
forming a nitride layer over said first polysilicon layer;
selectively removing areas of said nitride layer and first polysilicon layer leaving at least one floating gate layer;
patterning trench areas in the substrate;
depositing field oxide in said trench areas;
planarizing a surface of said stacked gate region;
removing said nitride layer;
depositing a second polysilicon layer over said substrate;
selectively removing portions of said second polysilicon layer leaving single sided ears, each having one vertical side adjacent to sides of said field oxide and one lower side on one of said at least one floating gate layer;
forming a dielectric layer over said floating gate layer, said polysilicon wings and said substrate; and
forming a control gate layer over said dielectric layer.
69. A method of fabricating a memory cell comprising:
providing a substrate having at least one semiconductor layer;
forming a source and a drain in said substrate;
forming a tunnel oxide layer over said substrate;
forming a first polysilicon layer over said substrate;
forming a nitride layer over said first polysilicon layer;
removing selected portions of said tunnel oxide layer, said first polysilicon layer, said nitride layer and said substrate to form at least one shallow trench to a desired depth;
depositing field oxide into said at least one shallow trench;
planarizing said field oxide and said nitride layer to create a planar surface of said stacked gate region;
removing said nitride layer;
depositing a second polysilicon layer over said substrate and selectively removing portions of said second polysilicon layer leaving single sided ears, each having one vertical side adjacent to sides of said field oxide and one lower side on one of said at least one floating gate layer;
removing a portion of said field oxide such that an upper surface of said field oxide is substantially co-planer with an upper surface of said at least one floating gate layer leaving double sided ears;
forming a dielectric layer over said floating gate layer, said polysilicon wings and said substrate; and
forming a control gate layer over said dielectric layer.
70. A method of fabricating a stacked gate region comprising:
forming a floating gate;
forming a region with a surface lower than the surface of the floating gate; and
forming at least one wing connected to the region and the floating gate.
71. A method of fabricating a stacked gate region comprising:
forming a floating gate;
forming a region with a surface lower than the surface of the floating gate; and
forming at least one ear connected to the region and the floating gate.
72. A computer system comprising:
at least one processor;
a system bus; and
a memory device coupled to said system bus, said memory device including one or more memory cells, each memory cell including at least one stacked gate region comprising:
a substrate having at least one semiconductor layer;
a shallow trench isolation area;
an oxide layer formed over said substrate and said shallow trench isolation area;
a floating gate layer formed over said oxide layer; and
at least one polysilicon wing formed adjacent to vertical edges of said floating gate layer and over said oxide layer.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/808,484 US20020130357A1 (en) | 2001-03-14 | 2001-03-14 | Self-aligned floating gate flash cell system and method |
US10/179,122 US6808989B2 (en) | 2001-03-14 | 2002-06-25 | Self-aligned floating gate flash cell system and method |
US10/273,053 US6759708B2 (en) | 2001-03-14 | 2002-10-17 | Stacked gate region of a nonvolatile memory cell for a computer |
US10/852,312 US6949792B2 (en) | 2001-03-14 | 2004-05-24 | Stacked gate region of a memory cell in a memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/808,484 US20020130357A1 (en) | 2001-03-14 | 2001-03-14 | Self-aligned floating gate flash cell system and method |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/179,122 Division US6808989B2 (en) | 2001-03-14 | 2002-06-25 | Self-aligned floating gate flash cell system and method |
US10/273,053 Division US6759708B2 (en) | 2001-03-14 | 2002-10-17 | Stacked gate region of a nonvolatile memory cell for a computer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020130357A1 true US20020130357A1 (en) | 2002-09-19 |
Family
ID=25198903
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/808,484 Abandoned US20020130357A1 (en) | 2001-03-14 | 2001-03-14 | Self-aligned floating gate flash cell system and method |
US10/179,122 Expired - Lifetime US6808989B2 (en) | 2001-03-14 | 2002-06-25 | Self-aligned floating gate flash cell system and method |
US10/273,053 Expired - Lifetime US6759708B2 (en) | 2001-03-14 | 2002-10-17 | Stacked gate region of a nonvolatile memory cell for a computer |
US10/852,312 Expired - Lifetime US6949792B2 (en) | 2001-03-14 | 2004-05-24 | Stacked gate region of a memory cell in a memory device |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/179,122 Expired - Lifetime US6808989B2 (en) | 2001-03-14 | 2002-06-25 | Self-aligned floating gate flash cell system and method |
US10/273,053 Expired - Lifetime US6759708B2 (en) | 2001-03-14 | 2002-10-17 | Stacked gate region of a nonvolatile memory cell for a computer |
US10/852,312 Expired - Lifetime US6949792B2 (en) | 2001-03-14 | 2004-05-24 | Stacked gate region of a memory cell in a memory device |
Country Status (1)
Country | Link |
---|---|
US (4) | US20020130357A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6627945B1 (en) * | 2002-07-03 | 2003-09-30 | Advanced Micro Devices, Inc. | Memory device and method of making |
US20040195616A1 (en) * | 2003-04-03 | 2004-10-07 | Vanguard International Semiconductor Corporation | Floating gates having improved coupling ratios and fabrication method thereof |
US20040266108A1 (en) * | 2003-06-24 | 2004-12-30 | Ching-Nan Hsiao | Multi-bit stacked-type non-volatile memory and manufacture method thereof |
US20060043463A1 (en) * | 2004-09-01 | 2006-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Floating gate having enhanced charge retention |
US20060124988A1 (en) * | 2004-11-30 | 2006-06-15 | Samsung Electronics Co., Ltd. | Methods of fabricating flash memory devices having self-aligned floating gate electrodes and related devices |
CN100359672C (en) * | 2003-08-05 | 2008-01-02 | 南亚科技股份有限公司 | Multi-position-element stacked non-volatile memory unit and its manufacturing method |
US20150214062A1 (en) * | 2014-01-30 | 2015-07-30 | Anirban Roy | Methods For Extending Floating Gates For NVM Cells To Form Sub-Lithographic Features And Related NVM Cells |
CN112786598A (en) * | 2019-11-11 | 2021-05-11 | 美商矽成积体电路股份有限公司 | FinFET stacked gate memory and forming method thereof |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7037786B2 (en) * | 2003-11-18 | 2006-05-02 | Atmel Corporation | Method of forming a low voltage gate oxide layer and tunnel oxide layer in an EEPROM cell |
KR100520684B1 (en) * | 2003-11-19 | 2005-10-11 | 주식회사 하이닉스반도체 | Method of manufacturing flash memory device |
KR100526575B1 (en) * | 2003-12-11 | 2005-11-04 | 주식회사 하이닉스반도체 | Method of forming an isolation film in semiconductor device |
US20060046402A1 (en) * | 2004-08-31 | 2006-03-02 | Micron Technology, Inc. | Flash cell structures and methods of formation |
KR100632640B1 (en) * | 2005-03-10 | 2006-10-12 | 주식회사 하이닉스반도체 | Method for fabricating flash memory device |
US7342272B2 (en) * | 2005-08-31 | 2008-03-11 | Micron Technology, Inc. | Flash memory with recessed floating gate |
KR100885791B1 (en) * | 2005-11-18 | 2009-02-26 | 주식회사 하이닉스반도체 | Method of manufacturing a NAND flash memory device |
KR100643468B1 (en) * | 2005-12-01 | 2006-11-10 | 동부일렉트로닉스 주식회사 | Nonvolatile memory devices having insulating spacer and manufacturing method thereof |
KR100772553B1 (en) | 2006-03-31 | 2007-11-02 | 주식회사 하이닉스반도체 | Method for fabricating flash memory device |
US7998809B2 (en) * | 2006-05-15 | 2011-08-16 | Micron Technology, Inc. | Method for forming a floating gate using chemical mechanical planarization |
JP4829015B2 (en) | 2006-06-20 | 2011-11-30 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR100799030B1 (en) * | 2006-06-28 | 2008-01-28 | 주식회사 하이닉스반도체 | Method of manufacturing a NAND flash memory device |
KR100815955B1 (en) * | 2006-09-04 | 2008-03-21 | 동부일렉트로닉스 주식회사 | Method of Fabricating a Self-Aligned ??? and Floating Gate a ???? Cell Flash Memory Device |
KR100885891B1 (en) * | 2007-04-30 | 2009-02-26 | 삼성전자주식회사 | Non-volatile memory device and method for manufacturing the same |
US8890231B2 (en) * | 2012-03-23 | 2014-11-18 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device with a narrowing charge storage layer |
US9093378B2 (en) | 2013-03-15 | 2015-07-28 | Samsung Electronics Co., Ltd. | Method for forming patterns of semiconductor device using SADP process |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5210047A (en) * | 1991-12-12 | 1993-05-11 | Woo Been Jon K | Process for fabricating a flash EPROM having reduced cell size |
US5298784A (en) * | 1992-03-27 | 1994-03-29 | International Business Machines Corporation | Electrically programmable antifuse using metal penetration of a junction |
US5521109A (en) * | 1995-09-01 | 1996-05-28 | United Microelectronics Corp. | Method for fabricating a high coupling ratio flash memory with a very narrow tunnel layer |
US6051999A (en) * | 1998-01-14 | 2000-04-18 | Intel Corporation | Low voltage programmable complementary input stage sense amplifier |
US6153472A (en) * | 1998-12-24 | 2000-11-28 | United Semiconductor Corp. | Method for fabricating a flash memory |
US6171909B1 (en) * | 1999-03-01 | 2001-01-09 | United Semiconductor Corp. | Method for forming a stacked gate |
US6180490B1 (en) * | 1999-05-25 | 2001-01-30 | Chartered Semiconductor Manufacturing Ltd. | Method of filling shallow trenches |
US6200856B1 (en) * | 1998-03-25 | 2001-03-13 | Winbond Electronics Corporation | Method of fabricating self-aligned stacked gate flash memory cell |
US6235589B1 (en) * | 2000-01-07 | 2001-05-22 | Kabushiki Kaisha Toshiba | Method of making non-volatile memory with polysilicon spacers |
US6326263B1 (en) * | 2000-08-11 | 2001-12-04 | United Microelectronics Corp. | Method of fabricating a flash memory cell |
US6362035B1 (en) * | 2000-02-07 | 2002-03-26 | Taiwan Semiconductor Manufacturing Company | Channel stop ion implantation method for CMOS integrated circuits |
US6420249B1 (en) * | 1993-07-27 | 2002-07-16 | Micron Technology, Inc. | Method for fabricating a floating gate semiconductor device |
US20020102793A1 (en) * | 2001-01-29 | 2002-08-01 | Ching-Yuan Wu | Method of fabricating a scalable stacked-gate flash memory device and its high-density memory arrays |
US6537879B2 (en) * | 2000-07-11 | 2003-03-25 | Stmicroelectronics S.R.L. | Process for manufacturing a non-volatile memory cell with a floating gate region autoaligned to the isolation and with a high coupling coefficient |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111270A (en) | 1990-02-22 | 1992-05-05 | Intel Corporation | Three-dimensional contactless non-volatile memory cell |
US5343063A (en) | 1990-12-18 | 1994-08-30 | Sundisk Corporation | Dense vertical programmable read only memory cell structure and processes for making them |
US5712180A (en) | 1992-01-14 | 1998-01-27 | Sundisk Corporation | EEPROM with split gate source side injection |
US5618742A (en) | 1992-01-22 | 1997-04-08 | Macronix Internatioal, Ltd. | Method of making flash EPROM with conductive sidewall spacer contacting floating gate |
US5494857A (en) * | 1993-07-28 | 1996-02-27 | Digital Equipment Corporation | Chemical mechanical planarization of shallow trenches in semiconductor substrates |
US5661054A (en) | 1995-05-19 | 1997-08-26 | Micron Technology, Inc. | Method of forming a non-volatile memory array |
US5680345A (en) | 1995-06-06 | 1997-10-21 | Advanced Micro Devices, Inc. | Nonvolatile memory cell with vertical gate overlap and zero birds beaks |
US5770501A (en) | 1995-12-22 | 1998-06-23 | United Microelectronics Corporation | Process of fabricating NAND-structure flash EEPROM using liquid phase deposition |
KR100189997B1 (en) | 1995-12-27 | 1999-06-01 | 윤종용 | Non-volatile memory device |
DE69630107D1 (en) | 1996-04-15 | 2003-10-30 | St Microelectronics Srl | FLASH-EPROM integrated with an EEPROM |
US5953254A (en) | 1996-09-09 | 1999-09-14 | Azalea Microelectronics Corp. | Serial flash memory |
US6281078B1 (en) * | 1997-12-18 | 2001-08-28 | Advanced Micro Devices, Inc. | Manufacturing process to eliminate ONO fence material in high density NAND-type flash memory devices |
US6008517A (en) | 1998-03-02 | 1999-12-28 | Texas Instruments - Acer Incorporated | High density and low power flash memories with a high capacitive-coupling ratio |
US6046086A (en) | 1998-06-19 | 2000-04-04 | Taiwan Semiconductor Manufacturing Company | Method to improve the capacity of data retention and increase the coupling ratio of source to floating gate in split-gate flash |
US6200860B1 (en) * | 1999-05-03 | 2001-03-13 | Taiwan Semiconductor Manufacturing Company | Process for preventing the reverse tunneling during programming in split gate flash |
JP3878374B2 (en) | 1999-12-01 | 2007-02-07 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US6359305B1 (en) * | 1999-12-22 | 2002-03-19 | Turbo Ic, Inc. | Trench-isolated EEPROM flash in segmented bit line page architecture |
-
2001
- 2001-03-14 US US09/808,484 patent/US20020130357A1/en not_active Abandoned
-
2002
- 2002-06-25 US US10/179,122 patent/US6808989B2/en not_active Expired - Lifetime
- 2002-10-17 US US10/273,053 patent/US6759708B2/en not_active Expired - Lifetime
-
2004
- 2004-05-24 US US10/852,312 patent/US6949792B2/en not_active Expired - Lifetime
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5210047A (en) * | 1991-12-12 | 1993-05-11 | Woo Been Jon K | Process for fabricating a flash EPROM having reduced cell size |
US5298784A (en) * | 1992-03-27 | 1994-03-29 | International Business Machines Corporation | Electrically programmable antifuse using metal penetration of a junction |
US6420249B1 (en) * | 1993-07-27 | 2002-07-16 | Micron Technology, Inc. | Method for fabricating a floating gate semiconductor device |
US5521109A (en) * | 1995-09-01 | 1996-05-28 | United Microelectronics Corp. | Method for fabricating a high coupling ratio flash memory with a very narrow tunnel layer |
US6051999A (en) * | 1998-01-14 | 2000-04-18 | Intel Corporation | Low voltage programmable complementary input stage sense amplifier |
US6200856B1 (en) * | 1998-03-25 | 2001-03-13 | Winbond Electronics Corporation | Method of fabricating self-aligned stacked gate flash memory cell |
US6153472A (en) * | 1998-12-24 | 2000-11-28 | United Semiconductor Corp. | Method for fabricating a flash memory |
US6171909B1 (en) * | 1999-03-01 | 2001-01-09 | United Semiconductor Corp. | Method for forming a stacked gate |
US6180490B1 (en) * | 1999-05-25 | 2001-01-30 | Chartered Semiconductor Manufacturing Ltd. | Method of filling shallow trenches |
US6235589B1 (en) * | 2000-01-07 | 2001-05-22 | Kabushiki Kaisha Toshiba | Method of making non-volatile memory with polysilicon spacers |
US6362035B1 (en) * | 2000-02-07 | 2002-03-26 | Taiwan Semiconductor Manufacturing Company | Channel stop ion implantation method for CMOS integrated circuits |
US6537879B2 (en) * | 2000-07-11 | 2003-03-25 | Stmicroelectronics S.R.L. | Process for manufacturing a non-volatile memory cell with a floating gate region autoaligned to the isolation and with a high coupling coefficient |
US6326263B1 (en) * | 2000-08-11 | 2001-12-04 | United Microelectronics Corp. | Method of fabricating a flash memory cell |
US20020102793A1 (en) * | 2001-01-29 | 2002-08-01 | Ching-Yuan Wu | Method of fabricating a scalable stacked-gate flash memory device and its high-density memory arrays |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6627945B1 (en) * | 2002-07-03 | 2003-09-30 | Advanced Micro Devices, Inc. | Memory device and method of making |
US20040195616A1 (en) * | 2003-04-03 | 2004-10-07 | Vanguard International Semiconductor Corporation | Floating gates having improved coupling ratios and fabrication method thereof |
US20040197992A1 (en) * | 2003-04-03 | 2004-10-07 | Hsiao-Ying Yang | Floating gates having improved coupling ratios and fabrication method thereof |
US20040266108A1 (en) * | 2003-06-24 | 2004-12-30 | Ching-Nan Hsiao | Multi-bit stacked-type non-volatile memory and manufacture method thereof |
US6995061B2 (en) * | 2003-06-24 | 2006-02-07 | Nanya Technology Corporation | Multi-bit stacked-type non-volatile memory and manufacture method thereof |
US7476929B2 (en) | 2003-06-24 | 2009-01-13 | Nanya Technology Corporation | Multi-bit stacked-type non-volatile memory |
CN100359672C (en) * | 2003-08-05 | 2008-01-02 | 南亚科技股份有限公司 | Multi-position-element stacked non-volatile memory unit and its manufacturing method |
US20060043463A1 (en) * | 2004-09-01 | 2006-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Floating gate having enhanced charge retention |
US20060124988A1 (en) * | 2004-11-30 | 2006-06-15 | Samsung Electronics Co., Ltd. | Methods of fabricating flash memory devices having self-aligned floating gate electrodes and related devices |
US20150214062A1 (en) * | 2014-01-30 | 2015-07-30 | Anirban Roy | Methods For Extending Floating Gates For NVM Cells To Form Sub-Lithographic Features And Related NVM Cells |
US9117754B2 (en) * | 2014-01-30 | 2015-08-25 | Freescale Semiconductor, Inc. | Methods for extending floating gates for NVM cells to form sub-lithographic features and related NVM cells |
CN112786598A (en) * | 2019-11-11 | 2021-05-11 | 美商矽成积体电路股份有限公司 | FinFET stacked gate memory and forming method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20020197798A1 (en) | 2002-12-26 |
US20040245565A1 (en) | 2004-12-09 |
US6808989B2 (en) | 2004-10-26 |
US20030030098A1 (en) | 2003-02-13 |
US6949792B2 (en) | 2005-09-27 |
US6759708B2 (en) | 2004-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6808989B2 (en) | Self-aligned floating gate flash cell system and method | |
US6849501B2 (en) | Methods for fabricating an improved floating gate memory cell | |
US7511332B2 (en) | Vertical flash memory | |
JP4644258B2 (en) | Method for forming a non-volatile memory array | |
JP3464414B2 (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
US6570215B2 (en) | Nonvolatile memories with floating gate spacers, and methods of fabrication | |
EP1745511B1 (en) | Bitline implant utilizing dual poly | |
US7951670B2 (en) | Flash memory cell with split gate structure and method for forming the same | |
US20020000602A1 (en) | V-shaped flash memory structure | |
US7485529B2 (en) | Method of fabricating non-volatile memory | |
US7563676B2 (en) | NOR-type flash memory cell array and method for manufacturing the same | |
US20030073291A1 (en) | Method of forming stacked gate for flash memories | |
US6642570B2 (en) | Structure of flash memory with high coupling ratio | |
US20210226027A1 (en) | Memory device and manufacturing method thereof | |
US10431308B1 (en) | Memory cell size reduction for scalable logic gate non-volatile memory arrays | |
US20220216316A1 (en) | Method of making split-gate non-volatile memory cells with erase gates disposed over word line gates | |
US6638822B2 (en) | Method for forming the self-aligned buried N+ type to diffusion process in ETOX flash cell | |
US7888218B2 (en) | Using thick spacer for bitline implant then remove | |
JP3947041B2 (en) | Semiconductor device and manufacturing method thereof | |
US7413953B2 (en) | Method of forming floating gate array of flash memory device | |
US6498030B2 (en) | Surrounding-gate flash memory having a self-aligned control gate | |
JP2003078045A (en) | Nonvolatile semiconductor memory and its fabricating method | |
US20070147123A1 (en) | Split gate type non-volatile memory device and method of manufacturing the same | |
US7982262B2 (en) | NAND memory device with inversion bit lines |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HURLEY, KELLY T.;WOLSTENHOLME, GRAHAM;REEL/FRAME:011830/0260 Effective date: 20010514 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |