US20020081769A1 - Method of fabricating semiconductor device - Google Patents

Method of fabricating semiconductor device Download PDF

Info

Publication number
US20020081769A1
US20020081769A1 US10/080,659 US8065902A US2002081769A1 US 20020081769 A1 US20020081769 A1 US 20020081769A1 US 8065902 A US8065902 A US 8065902A US 2002081769 A1 US2002081769 A1 US 2002081769A1
Authority
US
United States
Prior art keywords
board
resin layer
dicing
device carrier
carrier areas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/080,659
Inventor
Takayuki Tani
Haruo Hyoudo
Takao Shibuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/080,659 priority Critical patent/US20020081769A1/en
Publication of US20020081769A1 publication Critical patent/US20020081769A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of fabricating a semiconductor device having a reduced package contour, a reduced mounting area, and a reduced cost.
  • the lead frame comprises a rectangular or hooped frame. A plurality of semiconductor devices are simultaneously sealed in one sealing process.
  • FIG. 1 of the accompanying drawings illustrates a conventional transfer molding process.
  • a lead frame 2 to which semiconductor chips 1 are fixed by die bonding and wire bonding is placed in a cavity 4 defined by upper and lower molds 3 A, 3 B.
  • Epoxy resin is then poured into the cavity 4 to seal the semiconductor chips 1 .
  • the lead frame 2 is cut off into segments containing the respective semiconductor chips 1 , thus producing individual semiconductor devices.
  • Japanese laid-open patent publication No. 05-129473 for example.
  • the lower mold 3 B has a number of cavities 4 a - 4 f, a source 5 of synthetic resin, a runner 6 connected to the source 5 of synthetic resin, and gates 7 for pouring the synthetic resin from the runner 6 into the cavities 4 a - 4 f.
  • the cavities 4 a - 4 f, the source 5 of synthetic resin, the runner 6 , and the gates 7 are all in the form of recesses and grooves defined in the surface of the lower mold 3 B.
  • the lead frame 2 is of a rectangular shape, then ten semiconductor chips 1 are mounted on one lead frame, and the lower mold 3 B has ten cavities 4 , ten gates 7 , and one runner 6 per lead frame.
  • the entire lower mold 3 B has as many as cavities 4 as necessary for twenty lead frames 2 , for example.
  • FIG. 3 of the accompanying drawings shows a semiconductor device fabricated by the conventional transfer molding process.
  • a semiconductor chip 1 containing components such as transistors is fixedly mounted on an island 8 of a lead frame by a bonding material 9 such as solder.
  • the semiconductor chip 1 has electrode pads connected to leads 10 by wires 11 , and has its peripheral portions covered with a molded body 12 of synthetic resin which is defined in shape by the cavity 4 .
  • the leads 10 have respective distal ends projecting out of the molded body 12 of synthetic resin.
  • the synthetic resin is also hardened in the runner 6 and the gates 7 , and the hardened synthetic resin in the runner 6 and the gates 7 has to be thrown away. Because the gates 7 are required for respective individual semiconductor devices to be fabricated, the synthetic resin is not utilized highly efficiently, but the number of semiconductor devices that can be fabricated is small relatively to the amount of synthetic resin consumed.
  • Another object of the present invention is to provide a method of fabricating a semiconductor device relatively inexpensively.
  • a method of fabricating a semiconductor device comprising the steps of preparing a board with a plurality of device carrier areas thereon, fixing semiconductor chips respectively to the device carrier areas, covering the semiconductor chips fixed to the device carrier areas with a common resin layer, flattening a surface of the common resin layer, applying a dicing sheet to the flattened surface of the common resin layer, and separating the board and the common resin layer into segments including the device carrier areas thereby to produce individual semiconductor devices by dicing from a back of the board.
  • the method may further comprise the step of placing an electrode pattern serving as external electrodes of the semiconductor chips on the back of the board, the electrode pattern being spaced inwardly from dicing lines along edges of the segments so as to be kept out of contact with a dicing blade along the dicing lines.
  • FIG. 1 is a cross-sectional view illustrative of a conventional transfer molding process
  • FIG. 2 is a plan view illustrative of the conventional transfer molding process
  • FIG. 3 is a cross-sectional view of a semiconductor device fabricated by the conventional transfer molding process
  • FIG. 4 is a perspective view illustrative of a method of fabricating a semiconductor device according to the present invention
  • FIGS. 5A and 5B are plan and cross-sectional views, respectively, illustrative of the method of fabricating a semiconductor device according to the present invention.
  • FIG. 6 is a plan view illustrative of the method of fabricating a semiconductor device according to the present invention.
  • FIGS. 7A, 7B, and 7 C are cross-sectional views illustrative of the method of fabricating a semiconductor device according to the present invention.
  • FIGS. 8A and 8B are cross-sectional views illustrative of the method of fabricating a semiconductor device according to the present invention.
  • FIGS. 9A and 9B are perspective views of a semiconductor device fabricated by the method according to the present invention.
  • a method of fabricating a semiconductor device according to the present invention will be described below in terms of successive steps thereof with reference to FIGS. 4 through 8A, 8 B.
  • a large-size board 21 having a two-dimensional matrix of 100 device carrier areas 20 each corresponding to a semiconductor device is prepared.
  • the board 21 comprises one or more insulating boards of ceramics, glass epoxy, or the like, and has a total thickness ranging from 200 to 350 ⁇ m to provide a mechanical strength large enough to withstand stresses imposed during the fabrication process.
  • An electrically conductive pattern made of printed metal paste of tungsten or the like and electroplated gold is formed on the surface of each of the device carrier areas 20 .
  • An electrode pattern of electrodes for external connection is formed on the back of the board 21 .
  • FIG. 5A shows in plan an electrically conductive pattern formed on the face of the board 21
  • FIG. 5B shows a cross section of the board 21 .
  • Each o f the device carrier areas 20 has a rectangular shape having a longer side which is 1.0 mm long and a shorter side which is 0.8 mm long.
  • the device carrier areas 20 are arranged in a two dimensional matrix, and adjacent ones of the device carrier areas 20 are spaced from each other by a distance ranging from 20 to 50 ⁇ m. The spacing between adjacent ones of the device carrier areas 20 serves as a dicing line 24 in a subsequent step.
  • the electrically conductive pattern provides an island 25 and leads 26 .
  • the electrically conductive pattern segments in the device carrier areas 20 are identical in shape to each other.
  • the island 25 is a region where a semiconductor chip is to be mounted, and the leads 26 are to be connected by wires to electrode pads of a semiconductor chip on the island 25 .
  • Two first joint arms 27 each having a width of 0.1 mm, for example, much smaller than the width of the island 25 , extend continuously from the island 25 across the dicing line 24 to the leads 26 of an adjacent device carrier area 20 .
  • Two second joint arms 28 extend continuously from the respective leads 26 in directions perpendicular to the first joint arms 27 across the dicing lines 24 to the leads 26 of adjacent device carrier areas 20 . Some of the second joint arms 28 are connected to a common joint 29 extending around the device carrier areas 20 .
  • the first and second joint arms 27 , 28 which are thus extended and connected electrically connect the islands 25 and the leads 26 to each other.
  • the board 21 has through holes 30 defined in each of the device carrier areas 20 .
  • An electrically conductive material such as tungsten is filled in the through holes 30 .
  • External electrodes 31 are formed on the back of the board 21 in alignment with the respective through holes 30 .
  • FIG. 3 shows in plan the reverse side of the board 21 , illustrating a pattern of the external electrodes which are designated by 31 a, 31 b, 31 c, 31 d.
  • the external electrodes 31 a, 31 b, 31 c, 31 d which are independent of each other, are spaced or retracted a distance ranging from 0.05 to 0.1 mm inwardly from the edges of each of the device carrier areas 20 , and electrically connected to the common joint 29 via the through holes 30 .
  • a plated layer of gold of the electrically conductive pattern can be formed by the electroplating process which employs the electrically conductive pattern as one electrode. Only the first and second joint arms 27 , 28 of the narrow width extend across the dicing lines 24 .
  • Semiconductor chips 33 are mounted on the respective device carrier areas 20 of the common board 21 with the plated layer of gold, by die bonding and wire bonding. Specifically, the semiconductor chips 33 are fixed to the surfaces of the islands 25 by an adhesive such as an Ag paste, and the electrode pads of the semiconductor chips 33 are connected to the leads 26 by wires 34 .
  • the semiconductor chips 33 comprise three-terminal active components such as bipolar transistors, power MOSFETs, or the like. If the semiconductor chips 33 comprise bipolar transistors, then the external electrodes 31 a, 31 b serve as collector terminals, and the external electrodes 31 c, 31 d serve as base and emitter electrodes, respectively.
  • a predetermined amount of liquid epoxy resin is dropped from a dispenser (not shown) delivered to a position over the board 21 by potting to cover all the semiconductor chips 33 with a common resin layer 35 .
  • the liquid epoxy resin may be CV 576 AN (manufactured by Matsushita Electric Works, Ltd.). Since the dropped liquid epoxy resin is relatively highly viscous and has a surface tension, the common resin layer 35 has a round surface.
  • the round surface of the common resin layer 35 is cut to a flat surface by a dicing device with a dicing blade. Specifically, the round surface of the common resin layer 35 is scraped off by the dicing blade to achieve a constant height from the board 21 . In this step, the thickness of the common resin layer 35 is set to 0.3-1.0 mm.
  • the flat surface extends to the edges of the common resin layer 35 such that when outermost semiconductor chips 33 are separated into individual semiconductor devices, they have resin layer contours which meet a standardized package size requirement.
  • a relatively thick dicing blade is used to scrape the round surface of the common resin layer 35 repeatedly a plurality of times to develop a flat surface.
  • a flat member may be pressed against the round surface of the common resin layer 35 to flatten the surface into a flat and horizontal surface parallel to the board 21 . Thereafter, the dropped liquid resin 35 may be hardened.
  • the board 21 is turned upside down, and a dicing sheet 50 (e.g., trade name: UV SHEET manufactured by Lintec Corp.) is applied to the surface of the common resin layer 35 . Since the surface of the common resin layer 35 has been flattened into the flat and horizontal surface parallel to the board 21 , the board 21 is not tilted by the dicing sheet 50 applied to the surface of the common resin layer 35 , and hence is maintained at a desired level of horizontal accuracy.
  • a dicing sheet 50 e.g., trade name: UV SHEET manufactured by Lintec Corp.
  • the common resin layer 35 is severed into segments containing the respective device carrier areas 20 to separate individual semiconductor devices by a dicing device.
  • a dicing blade 36 is used to cut off the common resin layer 35 and the board 21 simultaneously along the dicing lines 24 to produce separate semiconductor devices on the respective device carrier areas 20 .
  • the dicing blade 36 is thrust to such a depth as to reach the surface of the dicing sheet 50 thereby to cut off the common resin layer 35 and the board 21 .
  • the dicing device automatically recognizes alignment marks that can be observed from the back of the board 21 , e.g., through holes defined in peripheral areas of the board 21 or portions of the plated layer of gold, and uses the alignment marks as a positional reference in the dicing process.
  • the external electrodes 31 a, 31 b, 31 c, 31 d and the islands 25 are patterned such that they are held out of contact with the dicing blade 36 . This is to prevent the plated layer of gold from being burred by the dicing blade 36 as much as possible in view of a relatively low level of cuttability of the plated layer of gold. Therefore, the dicing blade 36 and the plated layer of gold are brought into contact with each other at the first and second joint arms 27 , 28 which are provided for electrical connection.
  • FIGS. 9A and 9B show in perspective a semiconductor device fabricated by the above successive steps.
  • Each package of the semiconductor device has four sides defined by cut edges of the resin layer 35 and the board 21 , an upper surface defined by the flat surface of the resin layer 35 , and a lower surface defined by the back of the board 21 .
  • the semiconductor device has a size including a length of 1.0 mm, a width of 0.6 mm, and a height of 0.5 mm.
  • the board 21 is covered with the common resin layer 35 , sealing the semiconductor chip 33 .
  • the semiconductor chip 33 has a thickness of about 150 ⁇ m.
  • the island 25 and the leads 26 are spaced or retracted from the edges of the package, with cut edges of the first and second joint arms 27 , 28 being exposed on edges of the package.
  • the external electrodes 31 a - 31 d are disposed at the respective four corners of the back of the board 21 , and each have a size of about 0.2 ⁇ 0.3 mm.
  • the external electrodes 31 a - 31 d are vertically (horizontally) symmetrical with respect to central lines of the package contour. Since the symmetrical layout of the external electrodes 31 a - 31 d makes it difficult to distinguish their polarities from each other, it is preferable to form recesses in or apply printed indicia to the surfaces of the external electrodes 31 a - 31 d to provide marks indicating their polarities.
  • the dicing sheet 50 is applied to the common resin layer 35 , rather than the board 21 . If the dicing sheet 50 were applied to the board 21 , the adhesive of the dicing sheet 50 would be left on the surfaces of the electrodes 31 a - 31 d when the semiconductor devices are removed from the dicing sheet 50 . If a semiconductor device with adhesive deposits left thereon were supplied to an automatic mounting apparatus, then the solderability of the electrodes 31 a - 31 d would be impaired when the semiconductor device is mounted on a printed-circuit board. Dust particles that would tend to be applied to the electrodes 31 a - 31 d because of the adhesive deposits would also pose a problem. According to the present invention, the above drawbacks are not present because the dicing sheet 50 is applied to the side of common resin layer 35 .
  • the board 21 is maintained at a desired level of horizontal accuracy which is the same as if the dicing sheet 50 were applied to the board 21 .
  • the three-terminal active component is sealed and the four external electrodes are formed.
  • the principles of the present invention are also applicable to the fabrication of a semiconductor device having two sealed semiconductor chips or a sealed integrated circuitchip.
  • the method according to the present invention can produce a package structure which is smaller than semiconductor devices using a lead frame. Since no lead terminals project from the package, the package has a reduced mounting area and can be mounted at a high density.
  • the dicing sheet 50 is applied to the flat surface of the common resin layer 35 , and then the common resin layer 35 is severed into segments containing the respective device carrier areas 20 to separate individual semiconductor devices by a dicing device. Therefore, no adhesive of the dicing sheet 50 is applied to the surfaces of the electrodes 31 a - 31 d.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

The object of the present invention is to provide a semiconductor device having small mounting area with reduced cost.
A board with a plurality of device carrier areas thereon and an electrode pattern serving as external electrodes on a back of the board is prepared, and semiconductor chips are fixed respectively to the device carrier areas. The semiconductor chips fixed to the device carrier areas are covered with a common resin layer. A round surface of the common resin layer is flattened into a flat and horizontal surface, and a dicing sheet is applied to the flat and horizontal surface of the common resin layer with the electrode pattern facing upwardly. The board and the common resin layer are separated into segments including the device carrier areas thereby to produce individual semiconductor devices by dicing from the back of the board.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of fabricating a semiconductor device having a reduced package contour, a reduced mounting area, and a reduced cost. [0002]
  • 2. Description of the Related Art [0003]
  • In the fabrication of semiconductor devices, it has been customary to separate semiconductor chips from a wafer by dicing, fixing the semiconductor chips to a lead frame, sealing the semiconductor chips fixed to the lead frame with a mold and a synthetic resin according to a transfer molding process, and dividing the sealed semiconductor chips into individual semiconductor devices. The lead frame comprises a rectangular or hooped frame. A plurality of semiconductor devices are simultaneously sealed in one sealing process. [0004]
  • FIG. 1 of the accompanying drawings illustrates a conventional transfer molding process. In the conventional transfer molding process, a [0005] lead frame 2 to which semiconductor chips 1 are fixed by die bonding and wire bonding is placed in a cavity 4 defined by upper and lower molds 3A, 3B. Epoxy resin is then poured into the cavity 4 to seal the semiconductor chips 1. After the transfer molding process, the lead frame 2 is cut off into segments containing the respective semiconductor chips 1, thus producing individual semiconductor devices. For more details, reference should be made to Japanese laid-open patent publication No. 05-129473, for example.
  • Actually, as shown in FIG. 2 of the accompanying drawings, the lower mold [0006] 3B has a number of cavities 4 a-4 f, a source 5 of synthetic resin, a runner 6 connected to the source 5 of synthetic resin, and gates 7 for pouring the synthetic resin from the runner 6 into the cavities 4 a-4 f. The cavities 4 a-4 f, the source 5 of synthetic resin, the runner 6, and the gates 7 are all in the form of recesses and grooves defined in the surface of the lower mold 3B. If the lead frame 2 is of a rectangular shape, then ten semiconductor chips 1 are mounted on one lead frame, and the lower mold 3B has ten cavities 4, ten gates 7, and one runner 6 per lead frame. The entire lower mold 3B has as many as cavities 4 as necessary for twenty lead frames 2, for example.
  • FIG. 3 of the accompanying drawings shows a semiconductor device fabricated by the conventional transfer molding process. As shown in FIG. 3, a [0007] semiconductor chip 1 containing components such as transistors is fixedly mounted on an island 8 of a lead frame by a bonding material 9 such as solder. The semiconductor chip 1 has electrode pads connected to leads 10 by wires 11, and has its peripheral portions covered with a molded body 12 of synthetic resin which is defined in shape by the cavity 4. The leads 10 have respective distal ends projecting out of the molded body 12 of synthetic resin.
  • In the conventional semiconductor package shown in FIG. 3, since the leads [0008] 10 for connection to external circuits project from the molded body 12 of synthetic resin, dimensions of the package that extend up to the projecting distal ends of the leads 10 need to be considered as covering a mounting area of the package. Therefore, the mounting area of the package is much larger than the contour of the molded body 12 of synthetic resin.
  • Furthermore, according to the conventional transfer molding process, since the molded [0009] body 12 of synthetic resin is hardened while it is being placed under pressure, the synthetic resin is also hardened in the runner 6 and the gates 7, and the hardened synthetic resin in the runner 6 and the gates 7 has to be thrown away. Because the gates 7 are required for respective individual semiconductor devices to be fabricated, the synthetic resin is not utilized highly efficiently, but the number of semiconductor devices that can be fabricated is small relatively to the amount of synthetic resin consumed.
    • SUMMARY OF THE INVENTION
  • It is therefore an object of the present invention to provide a semiconductor device having a small size with relatively small mounting area. [0010]
  • Another object of the present invention is to provide a method of fabricating a semiconductor device relatively inexpensively. [0011]
  • According to the present invention, there is provided a method of fabricating a semiconductor device, comprising the steps of preparing a board with a plurality of device carrier areas thereon, fixing semiconductor chips respectively to the device carrier areas, covering the semiconductor chips fixed to the device carrier areas with a common resin layer, flattening a surface of the common resin layer, applying a dicing sheet to the flattened surface of the common resin layer, and separating the board and the common resin layer into segments including the device carrier areas thereby to produce individual semiconductor devices by dicing from a back of the board. [0012]
  • The method may further comprise the step of placing an electrode pattern serving as external electrodes of the semiconductor chips on the back of the board, the electrode pattern being spaced inwardly from dicing lines along edges of the segments so as to be kept out of contact with a dicing blade along the dicing lines. [0013]
  • The above and other objects, features, and advantages of the present invention will become apparent from the following description when taken in conjunction with the accompanying drawings which illustrate a preferred embodiment of the present invention by way of example. [0014]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view illustrative of a conventional transfer molding process; [0015]
  • FIG. 2 is a plan view illustrative of the conventional transfer molding process; [0016]
  • FIG. 3 is a cross-sectional view of a semiconductor device fabricated by the conventional transfer molding process; [0017]
  • FIG. 4 is a perspective view illustrative of a method of fabricating a semiconductor device according to the present invention; [0018]
  • FIGS. 5A and 5B are plan and cross-sectional views, respectively, illustrative of the method of fabricating a semiconductor device according to the present invention; [0019]
  • FIG. 6 is a plan view illustrative of the method of fabricating a semiconductor device according to the present invention; [0020]
  • FIGS. 7A, 7B, and [0021] 7C are cross-sectional views illustrative of the method of fabricating a semiconductor device according to the present invention;
  • FIGS. 8A and 8B are cross-sectional views illustrative of the method of fabricating a semiconductor device according to the present invention; and [0022]
  • FIGS. 9A and 9B are perspective views of a semiconductor device fabricated by the method according to the present invention. [0023]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • A method of fabricating a semiconductor device according to the present invention will be described below in terms of successive steps thereof with reference to FIGS. 4 through 8A, [0024] 8B.
  • 1ST STEP [0025]
  • First, as shown in FIG. 4, a large-[0026] size board 21 having a two-dimensional matrix of 100 device carrier areas 20 each corresponding to a semiconductor device is prepared. The board 21 comprises one or more insulating boards of ceramics, glass epoxy, or the like, and has a total thickness ranging from 200 to 350 μm to provide a mechanical strength large enough to withstand stresses imposed during the fabrication process.
  • An electrically conductive pattern made of printed metal paste of tungsten or the like and electroplated gold is formed on the surface of each of the [0027] device carrier areas 20. An electrode pattern of electrodes for external connection is formed on the back of the board 21.
  • FIG. 5A shows in plan an electrically conductive pattern formed on the face of the [0028] board 21, and FIG. 5B shows a cross section of the board 21.
  • Each o f the [0029] device carrier areas 20, enclosed by the dotted lines, has a rectangular shape having a longer side which is 1.0 mm long and a shorter side which is 0.8 mm long. The device carrier areas 20 are arranged in a two dimensional matrix, and adjacent ones of the device carrier areas 20 are spaced from each other by a distance ranging from 20 to 50 μm. The spacing between adjacent ones of the device carrier areas 20 serves as a dicing line 24 in a subsequent step. In each of the carrier areas 20, the electrically conductive pattern provides an island 25 and leads 26. The electrically conductive pattern segments in the device carrier areas 20 are identical in shape to each other.
  • The [0030] island 25 is a region where a semiconductor chip is to be mounted, and the leads 26 are to be connected by wires to electrode pads of a semiconductor chip on the island 25. Two first joint arms 27, each having a width of 0.1 mm, for example, much smaller than the width of the island 25, extend continuously from the island 25 across the dicing line 24 to the leads 26 of an adjacent device carrier area 20. Two second joint arms 28 extend continuously from the respective leads 26 in directions perpendicular to the first joint arms 27 across the dicing lines 24 to the leads 26 of adjacent device carrier areas 20. Some of the second joint arms 28 are connected to a common joint 29 extending around the device carrier areas 20. The first and second joint arms 27, 28 which are thus extended and connected electrically connect the islands 25 and the leads 26 to each other.
  • As shown in FIG. 5B, the [0031] board 21 has through holes 30 defined in each of the device carrier areas 20. An electrically conductive material such as tungsten is filled in the through holes 30. External electrodes 31 are formed on the back of the board 21 in alignment with the respective through holes 30.
  • FIG. 3 shows in plan the reverse side of the [0032] board 21, illustrating a pattern of the external electrodes which are designated by 31 a, 31 b, 31 c, 31 d. The external electrodes 31 a, 31 b, 31 c, 31 d, which are independent of each other, are spaced or retracted a distance ranging from 0.05 to 0.1 mm inwardly from the edges of each of the device carrier areas 20, and electrically connected to the common joint 29 via the through holes 30. With this arrangement, a plated layer of gold of the electrically conductive pattern can be formed by the electroplating process which employs the electrically conductive pattern as one electrode. Only the first and second joint arms 27, 28 of the narrow width extend across the dicing lines 24.
  • 2ND STEP (FIG. 7A) [0033]
  • Semiconductor chips [0034] 33 are mounted on the respective device carrier areas 20 of the common board 21 with the plated layer of gold, by die bonding and wire bonding. Specifically, the semiconductor chips 33 are fixed to the surfaces of the islands 25 by an adhesive such as an Ag paste, and the electrode pads of the semiconductor chips 33 are connected to the leads 26 by wires 34. The semiconductor chips 33 comprise three-terminal active components such as bipolar transistors, power MOSFETs, or the like. If the semiconductor chips 33 comprise bipolar transistors, then the external electrodes 31a, 31b serve as collector terminals, and the external electrodes 31 c, 31 d serve as base and emitter electrodes, respectively.
  • 3RD STEP (FIG. 7B) [0035]
  • A predetermined amount of liquid epoxy resin is dropped from a dispenser (not shown) delivered to a position over the [0036] board 21 by potting to cover all the semiconductor chips 33 with a common resin layer 35. For example, if 100 semiconductor chips 33 are mounted on one board 21, then all the 100 semiconductor chips 33 are covered with the common resin layer 35. The liquid epoxy resin may be CV576AN (manufactured by Matsushita Electric Works, Ltd.). Since the dropped liquid epoxy resin is relatively highly viscous and has a surface tension, the common resin layer 35 has a round surface.
  • 4TH STEP (FIG. 7C) [0037]
  • After the dropped liquid resin is cured at a temperature ranging from 100 to 200 degrees for several hours, the round surface of the [0038] common resin layer 35 is cut to a flat surface by a dicing device with a dicing blade. Specifically, the round surface of the common resin layer 35 is scraped off by the dicing blade to achieve a constant height from the board 21. In this step, the thickness of the common resin layer 35 is set to 0.3-1.0 mm. The flat surface extends to the edges of the common resin layer 35 such that when outermost semiconductor chips 33 are separated into individual semiconductor devices, they have resin layer contours which meet a standardized package size requirement. Of various available dicing blades having different thicknesses, a relatively thick dicing blade is used to scrape the round surface of the common resin layer 35 repeatedly a plurality of times to develop a flat surface.
  • Alternatively, before the dropped [0039] liquid resin 35 is hardened, a flat member may be pressed against the round surface of the common resin layer 35 to flatten the surface into a flat and horizontal surface parallel to the board 21. Thereafter, the dropped liquid resin 35 may be hardened.
  • 5TH STEP (FIG. 8A) [0040]
  • The [0041] board 21 is turned upside down, and a dicing sheet 50 (e.g., trade name: UV SHEET manufactured by Lintec Corp.) is applied to the surface of the common resin layer 35. Since the surface of the common resin layer 35 has been flattened into the flat and horizontal surface parallel to the board 21, the board 21 is not tilted by the dicing sheet 50 applied to the surface of the common resin layer 35, and hence is maintained at a desired level of horizontal accuracy.
  • 6TH STEP (FIG. 8B) [0042]
  • The [0043] common resin layer 35 is severed into segments containing the respective device carrier areas 20 to separate individual semiconductor devices by a dicing device. Specifically, a dicing blade 36 is used to cut off the common resin layer 35 and the board 21 simultaneously along the dicing lines 24 to produce separate semiconductor devices on the respective device carrier areas 20. In the dicing process, the dicing blade 36 is thrust to such a depth as to reach the surface of the dicing sheet 50 thereby to cut off the common resin layer 35 and the board 21. At this time, the dicing device automatically recognizes alignment marks that can be observed from the back of the board 21, e.g., through holes defined in peripheral areas of the board 21 or portions of the plated layer of gold, and uses the alignment marks as a positional reference in the dicing process. The external electrodes 31 a, 31 b, 31 c, 31 d and the islands 25 are patterned such that they are held out of contact with the dicing blade 36. This is to prevent the plated layer of gold from being burred by the dicing blade 36 as much as possible in view of a relatively low level of cuttability of the plated layer of gold. Therefore, the dicing blade 36 and the plated layer of gold are brought into contact with each other at the first and second joint arms 27, 28 which are provided for electrical connection.
  • FIGS. 9A and 9B show in perspective a semiconductor device fabricated by the above successive steps. [0044]
  • Each package of the semiconductor device has four sides defined by cut edges of the [0045] resin layer 35 and the board 21, an upper surface defined by the flat surface of the resin layer 35, and a lower surface defined by the back of the board 21.
  • The semiconductor device has a size including a length of 1.0 mm, a width of 0.6 mm, and a height of 0.5 mm. The [0046] board 21 is covered with the common resin layer 35, sealing the semiconductor chip 33. The semiconductor chip 33 has a thickness of about 150 μm. The island 25 and the leads 26 are spaced or retracted from the edges of the package, with cut edges of the first and second joint arms 27, 28 being exposed on edges of the package.
  • The [0047] external electrodes 31 a-31 d are disposed at the respective four corners of the back of the board 21, and each have a size of about 0.2×0.3 mm. The external electrodes 31 a-31 d are vertically (horizontally) symmetrical with respect to central lines of the package contour. Since the symmetrical layout of the external electrodes 31 a-31 d makes it difficult to distinguish their polarities from each other, it is preferable to form recesses in or apply printed indicia to the surfaces of the external electrodes 31 a-31 d to provide marks indicating their polarities.
  • Because semiconductor devices thus fabricated are packaged together by the resin layer, the amount of synthetic resin which would be wasted and the cost of the synthetic resin used are smaller than if the semiconductor devices were individually packaged by conventional method. As no lead frames are used, the outer profile of the package is much smaller than if the package were fabricated according to the conventional transfer molding process. Since the terminals for external connection are mounted on the back of the [0048] board 21 and do not project from the package, the package has a reduced mounting area.
  • In the above fabrication process, the dicing [0049] sheet 50 is applied to the common resin layer 35, rather than the board 21. If the dicing sheet 50 were applied to the board 21, the adhesive of the dicing sheet 50 would be left on the surfaces of the electrodes 31 a-31 d when the semiconductor devices are removed from the dicing sheet 50. If a semiconductor device with adhesive deposits left thereon were supplied to an automatic mounting apparatus, then the solderability of the electrodes 31 a-31 d would be impaired when the semiconductor device is mounted on a printed-circuit board. Dust particles that would tend to be applied to the electrodes 31 a-31 d because of the adhesive deposits would also pose a problem. According to the present invention, the above drawbacks are not present because the dicing sheet 50 is applied to the side of common resin layer 35.
  • Furthermore, since the dicing [0050] sheet 50 is applied to the flat and horizontal surface of the common resin layer 35, the board 21 is maintained at a desired level of horizontal accuracy which is the same as if the dicing sheet 50 were applied to the board 21.
  • In the illustrated embodiment, the three-terminal active component is sealed and the four external electrodes are formed. However, the principles of the present invention are also applicable to the fabrication of a semiconductor device having two sealed semiconductor chips or a sealed integrated circuitchip. [0051]
  • The method according to the present invention can produce a package structure which is smaller than semiconductor devices using a lead frame. Since no lead terminals project from the package, the package has a reduced mounting area and can be mounted at a high density. [0052]
  • The cost of the fabrication process is highly reduced because any molds with cavities are required for sealing semiconductor chips. [0053]
  • After the surface of the [0054] common resin layer 35 is flattened, the dicing sheet 50 is applied to the flat surface of the common resin layer 35, and then the common resin layer 35 is severed into segments containing the respective device carrier areas 20 to separate individual semiconductor devices by a dicing device. Therefore, no adhesive of the dicing sheet 50 is applied to the surfaces of the electrodes 31 a-31 d.
  • Although a certain preferred embodiment of the present invention has been shown and described in detail, it should be understood that various changes and modifications may be made therein without departing from the scope of the appended claims. [0055]

Claims (5)

What is claimed is:
1. A method of fabricating a semiconductor device, comprising the steps of:
preparing a board with a plurality of device carrier areas thereon;
fixing semiconductor chips respectively to said device carrier areas;
covering said semiconductor chips fixed to said device carrier areas with a common resin layer;
flattening a surface of said common resin layer;
applying a dicing sheet to the flattened surface of said common resin layer; and
separating said board and said common resin layer into segments including the device carrier areas thereby to produce individual semiconductor devices by dicing from a back of said board.
2. A method according to claim 1, further comprising the step of:
placing an electrode pattern serving as external electrodes of the semiconductor chips on said back of said board, said electrode pattern being spaced inwardly from dicing lines along edges of said segments so as to be kept out of contact with a dicing blade along said dicing lines.
3. A method according to claim 1, wherein an electrically conductive pattern is formed on a surface of said board for fixing said semiconductor chip, and another electrically conductive pattern is formed for external connection at back of said board which connects to said conductive pattern via through hole filled with conductive material.
4. A method according to claim 1, wherein said board comprises of ceramics or glass epoxy.
5. A method according to claim 1, wherein said resin layer comprises of epoxy resin.
US10/080,659 1999-02-09 2002-02-25 Method of fabricating semiconductor device Abandoned US20020081769A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/080,659 US20020081769A1 (en) 1999-02-09 2002-02-25 Method of fabricating semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP03138799A JP4803855B2 (en) 1999-02-09 1999-02-09 Manufacturing method of semiconductor device
JP11-31387 1999-02-09
US09/501,262 US6368893B1 (en) 1999-02-09 2000-02-09 Method of fabricating semiconductor device
US10/080,659 US20020081769A1 (en) 1999-02-09 2002-02-25 Method of fabricating semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/501,262 Division US6368893B1 (en) 1999-02-09 2000-02-09 Method of fabricating semiconductor device

Publications (1)

Publication Number Publication Date
US20020081769A1 true US20020081769A1 (en) 2002-06-27

Family

ID=12329860

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/501,262 Expired - Lifetime US6368893B1 (en) 1999-02-09 2000-02-09 Method of fabricating semiconductor device
US10/080,659 Abandoned US20020081769A1 (en) 1999-02-09 2002-02-25 Method of fabricating semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/501,262 Expired - Lifetime US6368893B1 (en) 1999-02-09 2000-02-09 Method of fabricating semiconductor device

Country Status (5)

Country Link
US (2) US6368893B1 (en)
EP (1) EP1028459A3 (en)
JP (1) JP4803855B2 (en)
KR (2) KR100369203B1 (en)
TW (1) TW426977B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120028417A1 (en) * 2007-02-20 2012-02-02 Infineon Technologies Austria Ag Semiconductor component with cell structure and method for producing the same

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002026182A (en) * 2000-07-07 2002-01-25 Sanyo Electric Co Ltd Method for manufacturing semiconductor device
JP3738176B2 (en) * 2000-08-03 2006-01-25 三洋電機株式会社 Manufacturing method of semiconductor device
KR20020031716A (en) * 2000-10-23 2002-05-03 마이클 디. 오브라이언 Method for singulation semiconductor package
JP3958532B2 (en) * 2001-04-16 2007-08-15 ローム株式会社 Manufacturing method of chip resistor
JP4361826B2 (en) * 2004-04-20 2009-11-11 新光電気工業株式会社 Semiconductor device
US7989266B2 (en) * 2009-06-18 2011-08-02 Aptina Imaging Corporation Methods for separating individual semiconductor devices from a carrier
JP5909988B2 (en) * 2011-10-25 2016-04-27 株式会社村田製作所 Electronic component printing method
US9847445B2 (en) * 2012-04-05 2017-12-19 Koninklijke Philips N.V. LED thin-film device partial singulation prior to substrate thinning or removal
JP6482454B2 (en) * 2015-12-18 2019-03-13 Ｔｏｗａ株式会社 Electronic component manufacturing method and electronic component manufacturing apparatus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0379044A (en) 1989-08-23 1991-04-04 Oki Electric Ind Co Ltd Resin-sealing of semiconductor element
JP3696900B2 (en) 1994-07-06 2005-09-21 イビデン株式会社 Surface grinding machine for grinding resin for sealing electronic parts
JP3521099B2 (en) * 1994-11-29 2004-04-19 リンテック株式会社 Adhesive sheet for preventing adhesion of adhesive to dicing ring frame and wafer processing sheet provided with the adhesive sheet
JPH0936151A (en) * 1995-07-20 1997-02-07 Japan Aviation Electron Ind Ltd Small resin-potted integrated circuit device and its manufacture
MY118036A (en) * 1996-01-22 2004-08-30 Lintec Corp Wafer dicing/bonding sheet and process for producing semiconductor device
JP3402969B2 (en) * 1996-11-19 2003-05-06 株式会社東芝 Method for manufacturing semiconductor device
JPH10284525A (en) * 1997-04-03 1998-10-23 Shinko Electric Ind Co Ltd Method for producing semiconductor device
US6117705A (en) * 1997-04-18 2000-09-12 Amkor Technology, Inc. Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate
EP0932198B1 (en) * 1997-05-09 2015-12-09 Citizen Holdings Co., Ltd. Process for manufacturing semiconductor package and circuit board assembly
FR2764111A1 (en) * 1997-06-03 1998-12-04 Sgs Thomson Microelectronics METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGES INCLUDING AN INTEGRATED CIRCUIT
JP3819574B2 (en) * 1997-12-25 2006-09-13 三洋電機株式会社 Manufacturing method of semiconductor device
KR19990065532A (en) * 1998-01-14 1999-08-05 구본준 Manufacturing method of COB type semiconductor package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120028417A1 (en) * 2007-02-20 2012-02-02 Infineon Technologies Austria Ag Semiconductor component with cell structure and method for producing the same
US8389362B2 (en) * 2007-02-20 2013-03-05 Infineon Technologies Austria Ag Semiconductor component with cell structure and method for producing the same

Also Published As

Publication number Publication date
JP2000232183A (en) 2000-08-22
KR100369203B1 (en) 2003-01-24
KR20020071833A (en) 2002-09-13
JP4803855B2 (en) 2011-10-26
KR100369202B1 (en) 2003-01-24
EP1028459A3 (en) 2003-10-22
US6368893B1 (en) 2002-04-09
TW426977B (en) 2001-03-21
EP1028459A2 (en) 2000-08-16
KR20000057952A (en) 2000-09-25

Similar Documents

Publication Publication Date Title
KR100284459B1 (en) Manufacturing Method of Semiconductor Device
US6197616B1 (en) Method of fabricating semiconductor device
KR20020005461A (en) Method of manufacturing semiconductor device
US6368893B1 (en) Method of fabricating semiconductor device
JP3877453B2 (en) Manufacturing method of semiconductor device
US6784523B2 (en) Method of fabricating semiconductor device
JP3831504B2 (en) Lead frame
JP3639509B2 (en) Manufacturing method of semiconductor device
JP5121807B2 (en) Manufacturing method of semiconductor device
JP4723776B2 (en) Manufacturing method of semiconductor device
JP2000124236A (en) Manufacture of semiconductor device
JP2002050590A (en) Method for manufacturing semiconductor device
JP2000164609A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION