US20020051914A1 - Method of forming alignment marks for photolithographic processing - Google Patents
Method of forming alignment marks for photolithographic processing Download PDFInfo
- Publication number
- US20020051914A1 US20020051914A1 US09/734,285 US73428500A US2002051914A1 US 20020051914 A1 US20020051914 A1 US 20020051914A1 US 73428500 A US73428500 A US 73428500A US 2002051914 A1 US2002051914 A1 US 2002051914A1
- Authority
- US
- United States
- Prior art keywords
- photoresist layer
- patterned photoresist
- alignment
- forming
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S430/00—Radiation imagery chemistry: process, composition, or product thereof
- Y10S430/151—Matting or other surface reflectivity altering material
Definitions
- the present invention relates to an alignment method for photolithographic processing. More particularly, the present invention relates to a method of forming alignment marks after ion implantation to serve as aligning markers for subsequent processes.
- Photolithography is one of most important processes for fabricating semiconductor circuits. Photolithographic processes are used in the transfer of a pattern onto a thin film and the fabrication of a mask for ion implantation. In general, photolithographic processing is conducted many times in the production of a semiconductor circuits. In a photolithographic step, one critical factor is pattern alignment. A wafer to be processed not only must be aligned and leveled relative to the stepper machine performing the patterning, the wafer must also be properly aligned relative to the previous pattern. Conventionally, an alignment mark or marks are used for alignment before carrying out photo-exposure. Moreover, an after development inspection (ADI) is conducted after exposure and chemical development.
- ADI after development inspection
- Alignment markers are often formed outside the device region at the same time as thin film such as an insulation layer or a conductive layer is patterned.
- the alignment marker has a circular or linear shape.
- Optical alignment is generally achieved by aligning with the protruding or recess alignment markers on different thin film layers.
- FIGS. 1A through 1D are schematic cross-sectional views showing the progression of steps for forming conventional alignment markers before conducting an ion implantation.
- Conventional ion implantation is carried out using a patterned photoresist layer as a mask.
- the use of alignment pattern is explained with respect to performing an ion implantation.
- a silicon substrate 100 having a device region for forming semiconductor device is provided.
- the substrate 100 also has an alignment mark region normally located close to the scribe line of a wafer for forming alignment markers.
- a photoresist layer 102 is formed over the substrate 100 .
- the photoresist layer contains openings that expose ion-implant regions within the device region and alignment markers for machine positioning.
- an ion implantation is carried out using the patterned photoresist layer 102 as a mask to from a doped region 104 such as the source/drain region of a metal-oxide-semiconductor (MOS) transistor. Meanwhile, another doped region 104 is also formed in the alignment mark region to serve as an alignment marker. As shown in FIG. 1C, the photoresist layer 102 is removed.
- a doped region 104 such as the source/drain region of a metal-oxide-semiconductor (MOS) transistor.
- MOS metal-oxide-semiconductor
- FIG. 1D subsequent photolithographic processing is conducted.
- Another patterned photoresist layer is formed over the substrate 100 .
- the alignment marker 106 formed during patterning must be inspected for accuracy with the previous alignment marker.
- only an alignment marker doped region remains in the alignment mark region. Since no step height or protrusions are formed on the wafer surface, gauging alignment by detecting optical diffraction signal is almost impossible. Hence, judging alignment accuracy of the alignment marker 106 relative to the marker created during ion implantation is difficult.
- one object of the present invention is to provide a method of forming alignment marker for photolithographic processing.
- the method is capable of producing an alignment marker that has a step height for gauging optical alignment after a subsequent process.
- the invention provides a method for forming an alignment marker on a substrate after ion implantation.
- a substrate that includes a device region and an alignment mark region thereon is provided.
- a first patterned photoresist layer is formed over the substrate.
- the first patterned photoresist layer includes an alignment marker within the alignment mark region and an ion implantation pattern within the device region.
- an ion implantation is carried out to form a plurality of doped regions.
- a second patterned photoresist layer that exposes the alignment marker is formed over the ion-implant pattern of the first patterned photoresist layer.
- the substrate is etched to form a plurality of recess regions in the substrate.
- FIGS. 1A through 1D are schematic cross-sectional views showing the progression of steps for forming conventional alignment markers before conducting an ion implantation
- FIGS. 2A through 2G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a first preferred embodiment of this invention.
- FIGS. 3A through 3G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a second preferred embodiment of this invention.
- FIGS. 2A through 2G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a first preferred embodiment of this invention.
- a silicon substrate 200 having a device region 230 and an alignment mark region 220 is provided.
- a first patterned photoresist layer 202 is formed over the substrate 200 .
- the first patterned photoresist layer 202 exposes an ion-implant region 232 within the device region 230 as well as an alignment marker shape 222 in the alignment mark region 220 .
- an ion implantation is conducted using the first patterned photoresist layer 202 as a mask to form doped regions 204 .
- a bottom anti-reflection coating (BARC) and another photoresist layer 208 are sequentially formed over the first patterned photoresist layer 202 .
- the BARC 206 is formed by coating a high molecular weight polymer over the substrate 200 , for example.
- the photoresist layer 208 is photo-exposed and then chemically developed to form a second patterned photoresist layer 210 that covers the device region 230 and expose the BARC 206 in the alignment mark region 220 .
- an etching operation is conducted using the second patterned photoresist layer 210 as a mask to remove a portion of the exposed BARC 206 and expose the first patterned photoresist layer 202 and the doped region 204 in the alignment marker region 220 .
- an etching operation is conducted to remove a portion of the substrate 200 to form a plurality of recess regions 212 each having an alignment mark shape. Since the device region 230 is protected by the photoresist layers 202 and 210 , the devices in the device region 230 are unaffected by the etching.
- the second patterned photoresist layer 210 , the BARC 206 and the first patterned photoresist layer 202 are sequentially removed retaining only recess regions 212 each with a step height difference in the substrate 200 .
- a subsequent photolithographic processing is conducted.
- the alignment marker 214 of another photoresist layer is formed in the alignment mark region 220 . Since the recess regions 212 produced in the previous process all have a step height, the recess region 212 can be gauged with the alignment marker 214 optically. Ultimately, accuracy of pattern alignment between the subsequently formed pattern and the ion implantation pattern can be determined.
- both the first patterned photoresist layer and the second patterned photoresist layer can be made from an identical material. This can be done because a bottom anti-reflection coating is formed between the two photoresist layers so that the development of the second patterned photoresist layer will not affect the first patterned photoresist layer.
- the first and the second patterned photoresist layer can be made using different materials. In this case, the bottom anti-reflection coating is not essential. In the following embodiment, the bottom anti-reflection coating is not formed.
- FIGS. 3A through 3G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a second preferred embodiment of this invention.
- a silicon substrate 300 having a device region 330 and an alignment mark region 320 is provided.
- a first patterned photoresist layer 302 is formed over the substrate 300 .
- the first patterned photoresist layer 302 exposes an ion-implant region 332 within the device region 330 as well as an alignment marker shape 322 in the alignment mark region 320 .
- an ion implantation is conducted using the first patterned photoresist layer 302 as a mask to form doped regions 304 .
- another photoresist layer 306 is formed over the first patterned photoresist layer 302 .
- the photoresist layer 306 and the first patterned photoresist layer 302 are from an identical material.
- the photoresist layer 306 is photo-exposed and then chemically developed to form a second patterned photoresist layer 308 .
- the second patterned photoresist layer 308 covers the device region 330 but exposes the first patterned photoresist layer 302 in the alignment mark region 320 and the doped regions 304 in the alignment mark region 320 . Hence, the alignment markers are all exposed.
- an etching operation is conducted to remove a portion of the exposed substrate 300 , thereby forming a plurality of recess regions 312 each having an alignment marker shape.
- the second patterned photoresist layer 308 and the first patterned photoresist layer 302 are sequentially removed. Only the recess regions 312 with step height are retained in the substrate 300 .
- another photoresist layer is formed over the substrate 300 in a subsequent photolithographic process.
- an alignment marker 314 is formed in the alignment mark region 320 . Since the recess regions 312 produced in the previous process all have a step height, the recess region 312 can be gauged with the alignment marker 314 optically. Ultimately, accuracy of pattern alignment between the subsequently formed pattern and the ion implantation pattern can be determined.
- the first patterned photoresist layer serves as a mask in ion implantation.
- the patterned layer can also be a patterned silicon oxide or silicon nitride layer.
- the patterned layer serves as a sacrificial layer that can be removed after ion implantation.
- the invention can also be used in etching process to increase step height of alignment markers.
- the oxidation process after ion implantation, the alignment marker is etched.
- the etching process can be replaced by ion implantation so that subsequent oxidation step can be used to form an alignment marker with a greater step height.
- this invention is able to form an alignment marker having a great step height after an ion implantation so that subsequent alignment can be more precise and yield of photolithographic process can be increased.
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
An alignment method for photolithography, especially for forming an alignment marker on a substrate after ion implantation. A substrate that includes a device region and an alignment mark region is provided. A first patterned photoresist layer is formed over the substrate. The first patterned photoresist layer includes an alignment marker within the alignment mark region and an ion implantation pattern within the device region. Using the first patterned photoresist layer as a mask, an ion implantation is carried out to form a plurality of doped regions. A second patterned photoresist layer that exposes the alignment marker is formed over the ion-implant pattern of the first patterned photoresist layer. Using the alignment marker as a mask, the substrate is etched to form a plurality of recess regions.
Description
- This application claims the priority benefit of Taiwan application serial no. 89123050, filed Nov. 2, 2000.
- 1. Field of Invention
- The present invention relates to an alignment method for photolithographic processing. More particularly, the present invention relates to a method of forming alignment marks after ion implantation to serve as aligning markers for subsequent processes.
- 2. Description of Related Art
- Photolithography is one of most important processes for fabricating semiconductor circuits. Photolithographic processes are used in the transfer of a pattern onto a thin film and the fabrication of a mask for ion implantation. In general, photolithographic processing is conducted many times in the production of a semiconductor circuits. In a photolithographic step, one critical factor is pattern alignment. A wafer to be processed not only must be aligned and leveled relative to the stepper machine performing the patterning, the wafer must also be properly aligned relative to the previous pattern. Conventionally, an alignment mark or marks are used for alignment before carrying out photo-exposure. Moreover, an after development inspection (ADI) is conducted after exposure and chemical development.
- Alignment markers are often formed outside the device region at the same time as thin film such as an insulation layer or a conductive layer is patterned. Typically, the alignment marker has a circular or linear shape. Optical alignment is generally achieved by aligning with the protruding or recess alignment markers on different thin film layers.
- FIGS. 1A through 1D are schematic cross-sectional views showing the progression of steps for forming conventional alignment markers before conducting an ion implantation. Conventional ion implantation is carried out using a patterned photoresist layer as a mask. In this embodiment, the use of alignment pattern is explained with respect to performing an ion implantation. As shown in FIG. 1A, a
silicon substrate 100 having a device region for forming semiconductor device is provided. Thesubstrate 100 also has an alignment mark region normally located close to the scribe line of a wafer for forming alignment markers. Aphotoresist layer 102 is formed over thesubstrate 100. The photoresist layer contains openings that expose ion-implant regions within the device region and alignment markers for machine positioning. - As shown in FIG. 1B, an ion implantation is carried out using the patterned
photoresist layer 102 as a mask to from adoped region 104 such as the source/drain region of a metal-oxide-semiconductor (MOS) transistor. Meanwhile, anotherdoped region 104 is also formed in the alignment mark region to serve as an alignment marker. As shown in FIG. 1C, thephotoresist layer 102 is removed. - As shown in FIG. 1D, subsequent photolithographic processing is conducted. Another patterned photoresist layer is formed over the
substrate 100. Thealignment marker 106 formed during patterning must be inspected for accuracy with the previous alignment marker. However, after a conventional ion implantation, only an alignment marker doped region remains in the alignment mark region. Since no step height or protrusions are formed on the wafer surface, gauging alignment by detecting optical diffraction signal is almost impossible. Hence, judging alignment accuracy of thealignment marker 106 relative to the marker created during ion implantation is difficult. - Accordingly, one object of the present invention is to provide a method of forming alignment marker for photolithographic processing. The method is capable of producing an alignment marker that has a step height for gauging optical alignment after a subsequent process.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for forming an alignment marker on a substrate after ion implantation. A substrate that includes a device region and an alignment mark region thereon is provided. A first patterned photoresist layer is formed over the substrate. The first patterned photoresist layer includes an alignment marker within the alignment mark region and an ion implantation pattern within the device region. Using the first patterned photoresist layer as a mask, an ion implantation is carried out to form a plurality of doped regions. A second patterned photoresist layer that exposes the alignment marker is formed over the ion-implant pattern of the first patterned photoresist layer. Using the alignment marker as a mask, the substrate is etched to form a plurality of recess regions in the substrate.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
- FIGS. 1A through 1D are schematic cross-sectional views showing the progression of steps for forming conventional alignment markers before conducting an ion implantation;
- FIGS. 2A through 2G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a first preferred embodiment of this invention; and
- FIGS. 3A through 3G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a second preferred embodiment of this invention.
- Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- FIGS. 2A through 2G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a first preferred embodiment of this invention. As shown in FIG. 2A, a
silicon substrate 200 having adevice region 230 and analignment mark region 220 is provided. A firstpatterned photoresist layer 202 is formed over thesubstrate 200. The firstpatterned photoresist layer 202 exposes an ion-implant region 232 within thedevice region 230 as well as analignment marker shape 222 in thealignment mark region 220. - As shown in FIG. 2B, an ion implantation is conducted using the first
patterned photoresist layer 202 as a mask to form dopedregions 204. As shown in FIG. 2C, a bottom anti-reflection coating (BARC) and anotherphotoresist layer 208 are sequentially formed over the firstpatterned photoresist layer 202. TheBARC 206 is formed by coating a high molecular weight polymer over thesubstrate 200, for example. - As shown in FIG. 2D, the
photoresist layer 208 is photo-exposed and then chemically developed to form a secondpatterned photoresist layer 210 that covers thedevice region 230 and expose theBARC 206 in thealignment mark region 220. - As shown in FIG. 2E, an etching operation is conducted using the second
patterned photoresist layer 210 as a mask to remove a portion of the exposedBARC 206 and expose the firstpatterned photoresist layer 202 and the dopedregion 204 in thealignment marker region 220. Using the firstpatterned photoresist layer 202 as a mask, an etching operation is conducted to remove a portion of thesubstrate 200 to form a plurality ofrecess regions 212 each having an alignment mark shape. Since thedevice region 230 is protected by the photoresist layers 202 and 210, the devices in thedevice region 230 are unaffected by the etching. - As shown in FIG. 2F, the second
patterned photoresist layer 210, theBARC 206 and the firstpatterned photoresist layer 202 are sequentially removed retainingonly recess regions 212 each with a step height difference in thesubstrate 200. - As shown in FIG. 2G, a subsequent photolithographic processing is conducted. The
alignment marker 214 of another photoresist layer is formed in thealignment mark region 220. Since therecess regions 212 produced in the previous process all have a step height, therecess region 212 can be gauged with thealignment marker 214 optically. Ultimately, accuracy of pattern alignment between the subsequently formed pattern and the ion implantation pattern can be determined. - In the aforementioned embodiment, both the first patterned photoresist layer and the second patterned photoresist layer can be made from an identical material. This can be done because a bottom anti-reflection coating is formed between the two photoresist layers so that the development of the second patterned photoresist layer will not affect the first patterned photoresist layer. Obviously, the first and the second patterned photoresist layer can be made using different materials. In this case, the bottom anti-reflection coating is not essential. In the following embodiment, the bottom anti-reflection coating is not formed.
- FIGS. 3A through 3G are schematic cross-sectional views showing the progression of steps for forming an alignment marker according to a second preferred embodiment of this invention. As shown in FIG. 3A, a
silicon substrate 300 having adevice region 330 and analignment mark region 320 is provided. A firstpatterned photoresist layer 302 is formed over thesubstrate 300. The firstpatterned photoresist layer 302 exposes an ion-implant region 332 within thedevice region 330 as well as analignment marker shape 322 in thealignment mark region 320. - As shown in FIG. 3B, an ion implantation is conducted using the first
patterned photoresist layer 302 as a mask to form dopedregions 304. As shown in FIG. 3C, anotherphotoresist layer 306 is formed over the firstpatterned photoresist layer 302. Thephotoresist layer 306 and the firstpatterned photoresist layer 302 are from an identical material. - As shown in FIG. 3D, the
photoresist layer 306 is photo-exposed and then chemically developed to form a secondpatterned photoresist layer 308. The secondpatterned photoresist layer 308 covers thedevice region 330 but exposes the firstpatterned photoresist layer 302 in thealignment mark region 320 and the dopedregions 304 in thealignment mark region 320. Hence, the alignment markers are all exposed. - As shown in FIG. 3E, using the first
patterned photoresist layer 302 as a mask, an etching operation is conducted to remove a portion of the exposedsubstrate 300, thereby forming a plurality ofrecess regions 312 each having an alignment marker shape. - As shown in FIG. 3F, the second
patterned photoresist layer 308 and the firstpatterned photoresist layer 302 are sequentially removed. Only therecess regions 312 with step height are retained in thesubstrate 300. - As shown in FIG. 3G, another photoresist layer is formed over the
substrate 300 in a subsequent photolithographic process. In the process, analignment marker 314 is formed in thealignment mark region 320. Since therecess regions 312 produced in the previous process all have a step height, therecess region 312 can be gauged with thealignment marker 314 optically. Ultimately, accuracy of pattern alignment between the subsequently formed pattern and the ion implantation pattern can be determined. - In the aforementioned embodiment, the first patterned photoresist layer serves as a mask in ion implantation. Anyone familiar with semiconductor technologies may notice that the patterned layer can also be a patterned silicon oxide or silicon nitride layer. The patterned layer serves as a sacrificial layer that can be removed after ion implantation. In addition, besides forming an alignment marker with a step height in ion implantation, the invention can also be used in etching process to increase step height of alignment markers. The oxidation process after ion implantation, the alignment marker is etched. The etching process can be replaced by ion implantation so that subsequent oxidation step can be used to form an alignment marker with a greater step height.
- In summary, this invention is able to form an alignment marker having a great step height after an ion implantation so that subsequent alignment can be more precise and yield of photolithographic process can be increased.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (20)
1. An method of forming an alignment marker in a photolithographic process, in particular, forming an alignment marker in an ion implantation, comprising the steps of:
providing a substrate having a device region and an alignment mark region;
forming a first patterned photoresist layer over the substrate, wherein the first patterned photoresist layer includes an alignment marker in the alignment marker region and an ion implantation pattern in the device region;
performing an ion implantation using the first patterned photoresist layer as a mask so that a plurality of doped regions is formed in the exposed substrate;
forming a second patterned photoresist layer over the ion implantation pattern of the first patterned photoresist layer while exposing the alignment marker;
performing an etching operation using the alignment marker as a mask so that a plurality of recess regions is formed in the substrate; and
removing the second patterned photoresist layer and the first patterned photoresist layer.
2. The method of claim 1 , wherein the first patterned photoresist layer and the second patterned photoresist layer are made from different materials.
3. The method of claim 1 , wherein before the step of forming the second patterned photoresist layer further includes forming a bottom anti-reflection coating so that the second photoresist layer exposes the bottom anti-reflection coating corresponding in position to the alignment marker.
4. The method of claim 3 , wherein the first patterned photoresist layer and the second patterned photoresist layer are made from identical material.
5. The method of claim 3 , wherein before performing the etching step further includes removing the exposed bottom anti-reflection coating.
6. The method of claim 3 , wherein material constituting the bottom antireflection coating includes high molecular weight polymer.
7. An method of forming an alignment marker in a photolithographic process, in particular, forming an alignment marker in an ion implantation, comprising the steps of:
providing a substrate having a device region and an alignment mark region;
forming a first patterned photoresist layer over the substrate, wherein the first patterned photoresist layer includes an alignment marker in the alignment marker region and an ion implantation pattern in the device region;
performing an ion implantation using the first patterned photoresist layer as a mask so that a plurality of doped regions is formed in the exposed substrate;
forming a bottom anti-reflection coating over the first patterned photoresist layer;
forming a second patterned photoresist layer over the bottom anti-reflection coating, the device region while exposing the bottom anti-reflection coating above the alignment marker;
removing the exposed bottom anti-reflection coating;
performing an etching operation using the alignment marker as a mask so that a plurality of recess regions is formed in the substrate; and
sequentially removing the second patterned photoresist layer, the bottom anti-reflection coating and the first patterned photoresist layer.
8. The method of claim 7 , wherein the first patterned photoresist layer and the second patterned photoresist layer are formed using different materials.
9. The method of claim 7 , wherein the first patterned photoresist layer and the second patterned photoresist layer are formed from an identical material.
10. The method of claim 7 , wherein material constituting the bottom antireflection coating includes high molecular weight polymer.
11. A photolithographic alignment method, comprising the steps of:
providing a substrate having a device region and an alignment mark region thereon;
forming a patterned sacrificial layer over the substrate, wherein the patterned sacrificial layer includes at least an alignment marker in the alignment mark region;
performing a first process using the patterned sacrificial layer as a mask;
forming a patterned photoresist layer over the patterned sacrificial layer, wherein the patterned photoresist layer exposes the alignment marker;
performing a second process using the alignment marker as a mask so that a plurality of alignment regions each having a step height is form on the substrate; and
removing the patterned photoresist layer and the patterned sacrificial layer.
12. The alignment method of claim 11 , wherein material forming the patterned sacrificial layer is selected from a group consisting of silicon oxide, silicon nitride and photoresist.
13. The alignment method of claim 11 , wherein the first process includes an ion implantation.
14. The alignment method of claim 11 , wherein the first process includes etching.
15. The alignment method of claim 11 , wherein the second process includes etching.
16. The alignment method of claim 11 , wherein the second process includes oxidation.
17. The alignment method of claim 11 , wherein before the step of forming the patterned photoresist layer, further includes the step of forming a bottom anti-reflection coating over the patterned sacrificial layer so that the subsequently formed patterned photoresist layer exposes the bottom anti-reflection coating above the alignment marker.
18. The alignment method of claim 17 , wherein the patterned sacrificial layer and the patterned photoresist layer are made from identical material.
19. The alignment method of claim 11 , wherein the second process includes etching.
20. The alignment method of claim 11 , wherein the first process is an ion implantation and the second process is an ion implantation together with an oxidation process.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW89123050 | 2000-11-02 | ||
TW089123050A TW546698B (en) | 2000-11-02 | 2000-11-02 | Alignment method of photolithography process |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020051914A1 true US20020051914A1 (en) | 2002-05-02 |
US6399259B1 US6399259B1 (en) | 2002-06-04 |
Family
ID=21661767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/734,285 Expired - Lifetime US6399259B1 (en) | 2000-11-02 | 2000-12-11 | Method of forming alignment marks for photolithographic processing |
Country Status (2)
Country | Link |
---|---|
US (1) | US6399259B1 (en) |
TW (1) | TW546698B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100316941A1 (en) * | 2009-06-10 | 2010-12-16 | Kabushiki Kaisha Toshiba | Solid-state imaging device producing method and exposure mask |
CN112992773A (en) * | 2021-02-04 | 2021-06-18 | 华虹半导体(无锡)有限公司 | Alignment mark forming method for deep trench isolation and semiconductor device structure |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4039036B2 (en) * | 2001-11-06 | 2008-01-30 | 日立金属株式会社 | Alignment mark manufacturing method |
JP2008130997A (en) * | 2006-11-24 | 2008-06-05 | Toshiba Corp | Pattern forming method |
TWI346375B (en) * | 2007-09-12 | 2011-08-01 | Nanya Technology Corp | Method of fabricating a semiconductor device |
US9000525B2 (en) * | 2010-05-19 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for alignment marks |
-
2000
- 2000-11-02 TW TW089123050A patent/TW546698B/en not_active IP Right Cessation
- 2000-12-11 US US09/734,285 patent/US6399259B1/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100316941A1 (en) * | 2009-06-10 | 2010-12-16 | Kabushiki Kaisha Toshiba | Solid-state imaging device producing method and exposure mask |
US8323860B2 (en) * | 2009-06-10 | 2012-12-04 | Kabushiki Kaisha Toshiba | Solid-state imaging device producing method and exposure mask |
CN112992773A (en) * | 2021-02-04 | 2021-06-18 | 华虹半导体(无锡)有限公司 | Alignment mark forming method for deep trench isolation and semiconductor device structure |
Also Published As
Publication number | Publication date |
---|---|
US6399259B1 (en) | 2002-06-04 |
TW546698B (en) | 2003-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7494830B2 (en) | Method and device for wafer backside alignment overlay accuracy | |
US7288848B2 (en) | Overlay mark for measuring and correcting alignment errors | |
US11043460B2 (en) | Measurement method of overlay mark structure | |
US10833022B2 (en) | Structure and method to improve overlay performance in semiconductor devices | |
JP2001274063A (en) | Manufacturing method of semiconductor device | |
US20070161245A1 (en) | Use of dual mask processing of different composition such as inorganic/organic to enable a single poly etch using a two-print-two-etch approach | |
US6399259B1 (en) | Method of forming alignment marks for photolithographic processing | |
US7333173B2 (en) | Method to simplify twin stage scanner OVL machine matching | |
US8174673B2 (en) | Method for wafer alignment | |
CN114706277A (en) | Overlay matching method | |
US5902717A (en) | Method of fabricating semiconductor device using half-tone phase shift mask | |
US20020185753A1 (en) | Die corner alignment structure | |
US5928820A (en) | Method for measuring pattern line width during manufacture of a semiconductor device | |
KR20040059404A (en) | Method for aligning key in semiconductor device | |
US6586143B1 (en) | Accurate wafer patterning method for mass production | |
KR100447257B1 (en) | Method for fabricating measurement mark of box-in-box structure in lithography process | |
KR100559619B1 (en) | Align mark for measuring overlay between layers and fabrication method thereof | |
KR100827472B1 (en) | Method for forming overlay mark in semiconductor photolithograph process | |
KR100299516B1 (en) | Method for forming overlay measurement pattern of semiconductor device | |
KR19990006078A (en) | Method of forming overlay measurement mark of semiconductor device | |
KR100398576B1 (en) | A method for improving alignment accuracy | |
KR20040086857A (en) | A method for forming a overlay vernier of a semiconductor device | |
KR20050052580A (en) | Manufacturing method for semicondutor device | |
KR20010084594A (en) | method for manufacturing semiconductor devices | |
KR20030002278A (en) | Overlay accuracy measurement mark of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHANG, CHING-YU;REEL/FRAME:011362/0020 Effective date: 20001122 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |