US20020030209A1 - Semiconductor device and method of manufacturing the same - Google Patents
Semiconductor device and method of manufacturing the same Download PDFInfo
- Publication number
- US20020030209A1 US20020030209A1 US09/730,761 US73076100A US2002030209A1 US 20020030209 A1 US20020030209 A1 US 20020030209A1 US 73076100 A US73076100 A US 73076100A US 2002030209 A1 US2002030209 A1 US 2002030209A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- hole
- region
- film
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
Definitions
- the present invention relates to a semiconductor device and to a method of manufacturing the same and, more particularly, to a semiconductor device having a self-align contact structure used in DRAM, etc. and to a method of manufacturing the same.
- the self-align contact used in the highly integrated semiconductor memory device such as DRAM (dynamic random access memory) is adopted.
- the silicon nitride film is formed on the side faces of the gate electrode as the sidewall spacer.
- the self-align contact that is constructed by forming the sidewall spacer made of silicon nitride on the side faces of the gate electrode of the MOS transistor will be explained hereunder.
- the active regions in the memory cell region 102 and the peripheral circuit region 103 on the silicon substrate 101 respectively are isolated by an isolation insulating film 104 .
- the wells 105 , 106 are formed by implanting the impurity ion into predetermined active regions of the silicon substrate 101 and by using a mask.
- the gate insulating films 107 are formed in the active regions by the thermal oxidation method, and then a silicon film and a protection insulating film are formed sequentially by the chemical vapor deposition (CVD) method. Then, gate electrodes 108 a, 108 b are formed in the memory cell region 102 and the peripheral circuit region 103 by patterning a silicon film and a protection insulating film by virtue of the photolithography method. In this case, the gate electrodes 108 a are formed in one active region in the memory cell region 102 at the predetermined interval.
- CVD chemical vapor deposition
- low impurity concentration portions of the impurity diffusion layers 110 a, 110 b are formed on both sides of the gate electrodes 108 a, 108 b on the silicon substrate 101 by ion-implanting the impurity into the active regions while using the gate electrodes 108 a, 108 b and the isolation insulating film 104 as a mask.
- a silicon nitride film for covering the gate electrodes 108 a, 108 b and the isolation insulating film 104 is formed on the silicon substrate 101 . Then, the silicon nitride film is left on both sides of the gate electrodes 108 a, 108 b as the sidewall spacers 111 a, 111 b by etching-back the silicon nitride film.
- high impurity concentration portions of the impurity diffusion layers 110 a, 110 b are formed by ion-implanting the impurity into the active regions while using the gate electrodes 108 a, 108 b and the sidewall spacers 111 a, 111 b as a mask.
- the first insulating film 112 and the second insulating film 113 for covering the gate electrodes 108 a, 108 b are formed in sequence.
- the silicon nitride film is formed as the first insulating film 112
- the silicon oxide film containing the impurity e.g., BPSG (Boro-Phospho Silicate Glass) is formed as the second insulating film 113 .
- the reason for forming the silicon nitride film under the BPSG is to prevent the diffusion of the impurity in BPSG into the silicon substrate 101 .
- the second insulating film 113 is heated to reflow and planarize its upper surface.
- the contact holes 113 a to 113 c are formed on the impurity diffusion layers 110 a existing in the memory cell region 102 by patterning the first insulating film 112 and the second insulating film 113 by using the photolithography method.
- the second insulating film 113 in the memory cell region 102 is etched by the hydrofluoric acid, and the first insulating film 112 acts as an etching stopper.
- the first insulating film 112 is etched by the phosphoric acid to expose the underlying impurity diffusion layer 110 b.
- the widths of these contact holes 113 a to 113 c are decided by intervals between the sidewall spacers 111 a.
- the contact hole 113 a formed in the center is used to connect the bit lines, and other two contact holes 113 b, 113 c are used to connect the capacitors.
- silicon plugs 114 a to 114 c are filled into the contact holes 113 a to 113 c.
- the third insulating film 115 made of silicon oxide is formed on the second insulating film 113 and the plugs 114 a to 114 c.
- the opening 116 is formed on the contact hole 113 a for bit-line connection by patterning the third insulating film 115 by virtue of the photolithography method, and at the same time the contact hole 117 is formed on the impurity diffusion layer 110 b by patterning the third insulating film 115 and the second insulating film 113 in the peripheral circuit region 103 by virtue of the photolithography method.
- the contact hole 117 In forming the contact hole 117 , control of the depths of the opening 116 and the contact hole 117 can be facilitated since the first insulating film 112 and the plug 114 a function as the etching stopper. Therefore, in order to expose the impurity diffusion layer 110 b from the contact hole 117 , the first insulating film 112 must be etched via the contact hole 117 .
- FIG. 3A the I-I sectional shape in FIG. 1E is shown in FIG. 3A.
- the metal film is formed on the third insulating film 115 . Then, if this metal film is patterned, the bit line 118 connected to the plug 114 a under the opening 116 is formed in the memory cell region 102 and also the wiring 119 connected to the impurity diffusion layer 110 b via the contact hole 117 is formed in the peripheral circuit region 103 .
- the device isolation insulating film 132 is formed on the surface of the silicon substrate 131 . Then, a plurality of gate electrodes 134 , 135 are formed in the memory cell region 102 and the peripheral circuit region 103 via the gate oxide film 133 respectively. At the same time, the first layer wiring 136 passing through over the device isolation insulating film 132 is formed in the peripheral circuit region 103 .
- These gate electrodes 134 , 135 and the first layer wiring 136 have a double-layered structure that consists of a polysilicon film and a tungsten silicide film respectively.
- the protection insulating film 137 made of the silicon nitride film is formed thereon.
- the silicon nitride film is formed to cover the gate electrodes 134 , 135 , the first layer wiring 136 , and the silicon substrate 131 .
- sidewall spacers 138 a, 138 b, 138 c are left on both sides of the gate electrodes 134 , 135 and the first layer wiring 136 respectively by etching-back the silicon nitride film.
- the first layer wiring 136 has the structure that is extended from the gate electrode 135 to the device isolation insulating film 132 .
- the impurity diffusion layers 139 a, 139 b serving as the source/drain are formed by introducing the impurity into the silicon substrate 131 before and after the sidewall spacers 138 a, 138 b, 138 c are formed.
- the contact holes 141 a, 141 b are formed for bit-line contact and storage contact, by etching a part of the first interlayer insulating film 140 .
- These contact holes 141 a, 141 b are formed as the self-align contacts that are positioned between the gate electrodes 134 in a self-alignment fashion.
- the plugs 142 a, 142 b made of silicon are formed in the contact holes 141 a, 141 b in the memory cell region 102 .
- the second interlayer insulating film 143 made of the silicon oxide film is formed on the plugs 142 a, 142 b and the first interlayer insulating film 140 .
- the hole 143 a for bit-line connection is formed by etching the second interlayer insulating film 143 on the plug 142 a for bit-line connection in the memory cell region 102 .
- the contact hole 144 is formed by etching the first interlayer insulating film 140 and the second interlayer insulating film 143 on the impurity diffusion layer 139 b in the peripheral circuit region 103 .
- bit line 145 a passing through an inside of the hole 143 a is formed in the memory cell region 102 and at the same time second layer wirings 145 b, 145 c are formed in the peripheral circuit region 103 .
- a part of the pattern of the second layer wiring 145 b is connected to the impurity diffusion layer 139 b via the contact hole 144 .
- bit line 145 a and the second layer wiring 145 b are formed of the metal film that has the triple-layered structure of Ti/TiN/W, for example.
- the third interlayer insulating film 146 made of the silicon oxide film or BPSG is formed, and then the surface of the third interlayer insulating film 146 is planarized by the chemical mechanical polishing.
- the capacitor is formed in the memory cell region 102 .
- the cylinder-shaped capacitor is illustrated as an example.
- the capacitor is formed along with following steps.
- the storage contact hole 147 a is opened by etching the second interlayer insulating film 143 and the third interlayer insulating film 146 formed on the storage contact plug 142 b in the memory cell region 102 , and then the plug 148 made of impurity containing silicon is formed in the hole 147 a.
- the fourth interlayer insulating film 147 made of the silicon nitride film is formed on the plug 148 and the third interlayer insulating film 146 .
- the patterning insulating film (not shown) made of the silicon oxide film or BPSG is formed on the fourth interlayer insulating film 147 , and then the opening having the capacitor shape is formed by patterning the patterning insulating film and the fourth interlayer insulating film 147 by virtue of the photolithography method.
- the polysilicon film is formed on the inner surface of the opening and on the patterning insulating film, and then the polysilicon film 150 on the patterning insulating film is removed by the chemical mechanical polishing. In this polishing, the photoresist may be filled into the concave portion formed by the polysilicon film in the opening of the patterning insulating film.
- the polysilicon film being left like the cylinder in the opening of the patterning insulating film is used as the storage electrode 150 of the capacitor.
- the outer peripheral surface and the inner peripheral surface of the cylindrical storage electrode 150 are exposed by removing the patterning insulating film by using the hydrofluoric acid. According to difference in material, it is feasible to etch selectively the patterning insulating film with respect to the fourth interlayer insulating film 147 .
- the dielectric film 151 made of tantalum oxide is formed on the surface of the storage electrode 150 by the chemical vapor deposition method, and then the opposing electrode 152 is formed on the dielectric film 151 .
- the opposing electrode 152 is composed of the double-layered structure of titanium and polysilicon, for example. Accordingly, the capacitor 153 is completed.
- the fifth interlayer insulating film 149 as the silicon oxide film for covering the capacitor 153 is formed on the fourth interlayer insulating film 147 , and then the surface of the fifth interlayer insulating film 149 is made flat by the chemical mechanical polishing.
- the via hole 154 a is formed by etching the third to fifth interlayer insulating films 146 , 147 , 149 on the second layer wiring 145 c in the peripheral circuit region 103 by means of the photolithography method.
- the via hole 154 b is formed by etching the first to fifth interlayer insulating films 140 , 143 , 146 , 147 , 149 and the protection insulating film 137 on the first layer wiring 145 b in the peripheral circuit region 103 .
- the holes are formed on the bit line 145 a and the opposing electrode 152 respectively, but such holes are omitted from FIG. 4.
- the metal film having the triple-layered structure of Ti/TiN/W is formed in the via holes 154 a, 154 b and on the fifth interlayer insulating film 149 .
- the metal film having the triple-layered structure being formed on the fifth interlayer insulating film 149 is removed by the chemical mechanical polishing method. Accordingly, the metal film having the triple-layered structure being left in the via holes 154 a, 154 b are used as the plugs 155 a, 155 b. At this time, the plugs are also formed in the holes (not shown) on the bit line 145 a and the opposing electrode 152 in the memory cell region 102 .
- the third layer wirings 156 , 157 made of an aluminum single layer or an aluminum containing non-stacked layer are formed on the fifth interlayer insulating film 149 .
- the plugs 155 a, 155 b are electrically connected via the third layer wiring 156 .
- the alignment displacement is caused in forming the contact hole 113 a for bit-line connection and also the overlying opening 116 formed in the third insulating film 115 is formed at the normal position, the underlying first insulating film 112 is etched successively in forming the opening portion 116 in the second insulating film 113 .
- the clearance 120 is formed on the side of the plug 114 a to expose a part of the impurity diffusion layer 110 a.
- bit line 118 is formed on the third insulating film 115 under such state, such bit line 118 reaches the impurity diffusion layer 110 a via the clearance 120 , as shown in FIG. 2C.
- the II-II line sectional shape in FIG. 2C is shown in FIG. 3B.
- the bit line 118 when the bit line 118 is connected to the impurity diffusion layer 110 a, the bit-line constituting metal element enters into the impurity diffusion layer 110 a in the later heating step to increase the leakage current from the impurity diffusion layer 110 a, and therefore the charge storage of the capacitor is badly influenced.
- the slight leakage current from the impurity diffusion layer 110 b does not become a serious issue in the peripheral circuit region 103 .
- the second layer wiring 145 c and the first layer wiring 136 are connected to each other via the wiring 156 being formed on the fifth interlayer insulating film 149 .
- the reason for this is given as follows.
- the contact hole to connect the first layer wiring 136 and the overlying second layer wiring 145 c in the peripheral circuit region 103 should be formed simultaneously.
- the structure that the first layer wiring 136 and the second layer wiring 145 c are electrically connected to each other via the wiring 156 formed on the fifth interlayer insulating film 149 and the holes 154 a, 154 b is employed.
- the semiconductor substrate is never exposed from the second hole because of the presence of the first insulating film. Therefore, even if the metal film is formed in the second hole, the connection between the metal film and the impurity diffusion layer on the semiconductor substrate can be prevented in the first region.
- the first insulating film is formed to have an optimum thickness to form the spacers on the side surfaces of the gate electrodes in the second region, and thus the total film thickness of the first and second insulating films can be selected to give the optimum thickness as the spacers on the side surfaces of the gate electrodes in the first region.
- the optimization of the film thickness of the spacers on the side surfaces of the gate electrodes can be selected every region.
- the burying insulating film is formed selectively on the portions being projected from the plugs in the second hole.
- the metal film formed in the second hole is never connected to the impurity diffusion layer because of the burying insulating film.
- the holes can be simultaneously formed on the plugs in the first region and on the gate electrodes and the first layer wiring in the second region respectively without change of the etchant by patterning the second insulating film and the third insulating films. Therefore, throughput of the hole formation can be improved.
- FIGS. 1A to 1 F are sectional views showing a manufacturing steps of a semiconductor device according to a first prior art
- FIGS. 2A to 2 C are sectional views showing manufacturing steps when displacement is caused between upper and lower holes in the semiconductor device manufacturing steps according to the first prior art
- FIG. 3A is a sectional view showing a sectional shape of the semiconductor device, taken along a I-I line in FIG. 1E;
- FIG. 3B is a sectional view showing a sectional shape of the semiconductor device, taken along a II-II line in FIG. 2C;
- FIG. 4 is a sectional view showing a semiconductor device according to a second prior art
- FIGS. 5A and 5B are plan views showing arrangement of respective elements of the semiconductor device shown in FIG. 4;
- FIGS. 6A to 6 M are sectional views showing a manufacturing steps of a semiconductor device according to a first embodiment of the present invention.
- FIGS. 7A to 7 D are sectional views showing the situation that displacement is caused between plugs but no displacement is caused between holes formed on the plugs, in the a manufacturing steps of a semiconductor device according to the first embodiment of the present invention
- FIG. 8A is a sectional view showing a sectional shape of the semiconductor device, taken along a III-III line in FIG. 6H;
- FIG. 8B is a sectional view showing a sectional shape of the semiconductor device, taken along a VI-VI line in FIG. 7B;
- FIG. 9 is a plan view showing arrangement of elements in a memory cell region of the semiconductor device according to the first embodiment of the present invention.
- FIG. 10A is a plan view showing sizes and arrangement of the plugs in the semiconductor device according to the first embodiment of the present invention.
- FIG. 10B is a plan view showing sizes and arrangement of the plugs in the prior art
- FIGS. 11A to 11 C are sectional views showing another structures concerning to connection between bit wirings and plugs in a memory cell region and connection between wirings and impurity diffusion layers in a peripheral circuit region, in the semiconductor device according to the first embodiment of the present invention
- FIGS. 12A to 12 D are sectional views showing manufacturing steps of a semiconductor device according to a second embodiment of the present invention.
- FIGS. 13A to 13 C are another sectional views showing the manufacturing steps of the semiconductor device according to the second embodiment of the present invention.
- FIGS. 14A to 14 G are sectional views showing a manufacturing steps of a semiconductor device according to a third embodiment of the present invention.
- FIGS. 15A and 15B are plan views showing arrangement of respective elements of the semiconductor device shown in FIG. 14G.
- FIGS. 6A to 6 M are sectional views showing semiconductor device manufacturing steps according to a first embodiment of the present invention.
- At least a memory cell region A and a peripheral circuit region B are present on an n-type silicon substrate (semiconductor substrate) 1 .
- a device isolation insulating film 2 having a shallow trench isolation (STI) structure is formed in these regions A, B on the silicon substrate 1 .
- STI shallow trench isolation
- other device isolation methods may be employed in place of STI.
- p-wells (active regions) 3 , 4 are formed by implanting ions into predetermined active regions in the memory cell region A and the peripheral circuit region B.
- the well structure is formed by the well-known method and thus its details are omitted herein.
- the p-well 4 is formed in the peripheral circuit region B in FIG. 6A, there exits an active region into which no impurity is injected.
- a gate oxide film 5 is formed on a surface of the active region by thermally oxidizing the surface of the active region of the silicon substrate 1 .
- a silicon layer 6 and a silicide layer 7 are formed in sequence on the gate oxide film 5 , and then a protection insulating film 8 is formed on the silicide layer 7 .
- the protection insulating film 8 is constructed by forming sequentially an SiON film 8 a of 50 nm thickness, that acts as a reflection preventing film, and a silicon nitride film 8 b of 150 nm thickness, that acts as SAC (Self-Align Contact) described later, by the chemical vapor deposition method.
- the protection insulating film 8 , the silicide layer 7 , and the silicon layer 6 are patterned into gate electrode shapes by the photolithography method using the resist. Accordingly, a plurality of gate electrodes 9 each consists of the silicon layer 6 and the silicide layer 7 and is used commonly as a word line are formed in the memory cell region A, and a plurality of gate electrodes 10 each consists of the silicon layer 6 and the silicide layer 7 are formed in the peripheral circuit region B.
- n-type impurity diffusion layers 11 are formed on both sides of the gate electrodes 9 by implanting n-type impurity ions selectively into the memory cell region A of the silicon substrate 1 .
- basic MOS transistors T 1 are composed of the n-type impurity diffusion layer 11 and the gate electrode 9 respectively.
- low concentration portions of impurity diffusion layers 12 are formed on both sides of the gate electrodes 10 by implanting impurity ions selectively into the peripheral circuit region B of the silicon substrate 1 .
- an oxide film (not shown) of 5 nm thickness is formed by oxidizing surfaces of the impurity diffusion layers 11 , 12 at 800° C. in a dry oxygen atmosphere by means of the thermal oxidation method, for example.
- a first silicon nitride film (first insulating film) 13 is formed on upper and side surfaces of the gate electrodes 9 , 10 and on the silicon substrate 1 by the chemical vapor deposition method using a silane (SiH 4 ) gas and an ammonia (NH 3 ) gas to have a film thickness of 20 to 100 nm, preferably 30 to 60 nm.
- the film thickness of at least 30 to 40 nm is needed to be left as sidewalls formed on side walls of the gate electrodes 10 in the peripheral circuit region B in the succeeding step.
- an opening 14 a is formed by coating photoresist 14 on the first silicon nitride film 13 and then exposing/developing the photoresist 14 to expose the peripheral circuit region B. Then, the first silicon nitride film 13 in the peripheral circuit region B is etched in the substantially perpendicular direction to the substrate surface via the opening 14 a by virtue of the anisotropic etching.
- the etching is performed by using a mixed gas of CHF 3 , Ar and O 2 , for example, as a gas seed of the etching and using actively an end point. Sometimes, CF 4 is used in lieu of CHF 3.
- the first silicon nitride film 13 is left as sidewall spacers 13 s on both side surfaces of the gate electrodes 10 in the peripheral circuit region B, whereas the silicon substrate 1 between the gate electrodes 9 is still covered with the first silicon nitride film 13 in the memory cell region A.
- the photoresist 14 is removed, and then a silicon oxide film (not shown) of 5 nm thickness is formed on the surface of the silicon substrate 1 in the peripheral circuit region B by the thermal oxidation method.
- the substrate temperature of 800° C. is set in the dry oxygen atmosphere, for example.
- the impurity is ion-implanted into the silicon substrate 1 in the peripheral circuit region B by using the gate electrodes 10 and the sidewall spacers 13 s in the peripheral circuit region B as a mask. Accordingly, high concentration portions are formed in the impurity diffusion layers 12 on the side of the gate electrodes 10 in the peripheral circuit region B, whereby each of the impurity diffusion layers 12 has an LDD structure. As a result, basic structures of the MOS transistors T 2 can be completed in the peripheral circuit region B.
- the resist mask is used on the peripheral circuit region B to introduce the p-type impurity and the n-type impurity into desired regions respectively. Also, the memory cell region A is covered with the resist mask when any impurity is implanted.
- the high concentration impurity ion implantation is not performed but only the low concentration impurity diffusion layer 11 is formed. This intends to prevent the increase in the leakage current by preventing the faults that generated in the impurity diffusion layer 11 in the memory cell region A by the ion implantation.
- the annealing may be additionally applied. This intends to activate the ion-implanted region and reduce the crystal defects generated by the high concentration ion implantation.
- a second silicon nitride film (second insulating film) 15 is grown by virtue of the chemical vapor deposition method using the SiH 4 gas and the NH 3 gas to have a film thickness of 2 to 100 nm, preferably 10 to 30 mm, such that the second silicon nitride film 15 is formed to overlap with the first silicon nitride film 13 .
- the sidewall spacers 13 s and the impurity diffusion layers 12 is covered with the second silicon nitride film 15 in the peripheral circuit region B.
- the second silicon nitride film 15 is formed to improve the SAC breakdown voltage, to be described later, in the memory cell region A and to prevent the diffusion of the impurity in the interlayer insulating film, that is formed by later steps, into the silicon substrate 1 .
- the film thickness of the second silicon nitride film 15 In order to improve the SAC breakdown voltage by the second silicon nitride film 15 , it is preferable to increase the film thickness of the second silicon nitride film 15 . In this case, the film thickness must be selected not to bury the spaces between the gate electrodes 9 , 10 in the peripheral circuit region B and the memory cell region A by the first and second silicon nitride films 13 , 15 .
- the film thickness of the second silicon nitride film 15 is decided up to the maximum film thickness that does not bury the spaces between the gate electrodes 9 .
- the minimum space between the gate electrodes 9 in the memory cell region A is 200 nm and the film thickness of the first silicon nitride film 13 is 50 nm, a remaining space between the gate electrodes 9 is 100 nm.
- the upper standard of the film thickness of the second silicon nitride film 15 is 45 nm, i.e., half of 90 nm.
- a total film thickness of the first and second silicon nitride films 13 , 15 needs at least about 40 to 50 nm, but preferably the total film thickness should be set in excess of this thickness.
- the insulating film such as BPSG, HDP oxide film, and others is used to bury the spaces between the gate electrodes.
- BPSG is used as the first interlayer insulating film 16 will be explained hereunder.
- an upper surface of the first interlayer insulating film 16 is planarized by heating the first interlayer insulating film 16 to reflow or by the chemical mechanical polishing (CMP).
- a window 17 a for bit-line contact and windows 17 b for storage contact are opened in the region containing at least the memory cell region A by coating the photoresist on the first interlayer insulating film 16 and exposing/developing it. These windows 17 a, 17 b are formed at least over regions between the gate electrodes 9 in the memory cell region A.
- a bit-line contact hole 16 a and storage contact holes 16 b are formed in the first interlayer insulating film 16 by etching this first interlayer insulating film 16 via the windows 17 a, 17 b by means of the unisotropic etching.
- the condition is set such that the second silicon nitride film 15 below the first interlayer insulating film 16 can still remain, even in a small amount, by using a mixed gas of C 4 F 8 and CH 2 F 2 , for example.
- the first and second silicon nitride films 13 , 15 appeared under the bit-line contact hole 16 a and the storage contact holes 16 b are etched by using a gas system containing CHF 3 , for example, whereby the bit-line contact hole 16 a and the storage contact holes 16 b have a depth to reach the substrate surface.
- the etching condition is set such that at least the first silicon nitride film 13 can be left on the side walls of the gate electrodes 9 as the sidewall spacers 13 a.
- the silicon nitride film 8 b on the gate electrodes 9 is also etched, but the SiON film 8 a formed under the silicon nitride film 8 b is never exposed since the thickness of the silicon nitride film 8 b is previously adjusted.
- the width of the sidewall spacers 13 s formed on the side surfaces of the gate electrodes 10 of the MOS transistors T 2 in the peripheral circuit region B is increased. Therefore, the reduction in the transistor performances such as the current driving capability is caused, or the spaces between the gate electrodes 9 in the memory cell region A are perfectly buried by the first silicon nitride film 13 , and thus the excessively thick total film thickness is not preferable.
- the width of the sidewall spacers 13 s can be made small in the peripheral circuit region B and also the spaces between the gate electrodes 9 can be assured in the memory cell region A.
- the current driving capability of the MOS transistors T 2 in the peripheral circuit region B can be increased, while improving the yield of SAC, by adjusting the total film thicknesses of the first silicon nitride film 13 and the second silicon nitride film 15 respectively.
- the first silicon nitride film 13 can have the optimum film thickness as the sidewall spacers 13 b in the peripheral circuit region B, and also the total film thickness of the first and second silicon nitride films 13 , 15 can be set to the optimum film thickness to improve the yield of SAC. Therefore, there is such an advantage that the film thickness can be optimized in each of the regions A and B.
- a contact resistance between plugs, formed in the succeeding step, and the impurity diffusion layers 11 is lowered by ion-implanting the impurity into the impurity diffusion layers 11 via the contact holes 16 a, 16 b.
- an acceleration energy of 30 keV and a dosage of 1 ⁇ 10 13 cm ⁇ 2 of the phosphorus ion, for example, are set.
- an amorphous silicon film into which the phosphorus is doped is formed on the first interlayer insulating film 16 and in the contact holes 16 a, 16 b in the memory cell region A. Then, the amorphous silicon film formed on the first interlayer insulating film 16 is removed by the CMP method.
- the amorphous silicon film remaining in the bit-line contact hole 16 a is used as the bit-line contact plug 18 a
- the amorphous silicon film remaining in the storage contact hole 16 b is used as the storage contact plug 18 b.
- a second interlayer insulating film (fourth insulating film) 19 is formed on the plugs 18 a, 18 b and the first interlayer insulating film 16 .
- the high temperature oxide film for example, should be employed as the second interlayer insulating film 19 .
- windows 20 a, 20 b are formed at least on the bit-line contact hole 16 a in the memory cell region A and the impurity diffusion layers 12 serving as the source/drain of the MOS transistors T 2 in the peripheral circuit region B respectively by coating photoresist 20 on the second interlayer insulating film 19 and then exposing/developing it.
- a bit-line contact via hole 19 a is formed in the memory cell region A and a contact hole 19 b is formed in the peripheral circuit region B, by etching the second interlayer insulating film 19 via these windows 20 a, 20 b and then etching the first interlayer insulating film 16 subsequently.
- Such etching is carried out under the condition that, while using a mixed gas of C 4 F 8 and CH 2 F 2 , for example, these films can be etched selectively to the second silicon nitride film 15 in the peripheral circuit region B.
- the bit-line contact plug 18 a and the second silicon nitride film 15 act as the etching stopper respectively.
- the second silicon nitride film 15 is etched via the contact hole 19 b in the peripheral circuit region B by using a gas system containing CHF 3 and O 2 .
- FIG. 6I shows the case where the bit-line contact hole 16 a and the via hole 19 a are formed at designed positions in the memory cell region A.
- the contact hole 16 a formed between two gate electrodes 9 is deviated and displaced to the gate electrode 9 on one side while, as shown in FIG. 7B, the via hole 19 a is formed in the designed position.
- the via hole 19 a and the plug 16 a are displaced relatively to expose the first interlayer insulating film 16 in the via hole 19 a, the via hole 19 a becomes deeper than the second interlayer insulating film 19 .
- the silicon substrate 1 can be prevented from being exposed from the via hole 19 a.
- FIG. 8A The III-III line sectional shape in FIG. 6H is given as shown in FIG. 8A, and the IV-IV line sectional shape in FIG. 7B is given as shown in FIG. 8B.
- a metal film 21 having the multi-layered structure and a thickness of 100 to 300 nm is formed in the bit-line contact via hole 19 a in the memory cell region A and in the contact hole 19 b in the peripheral circuit region B and on the second interlayer insulating film 19 .
- the metal film 21 employs a structure in which Ti, TiN, W, for example, are formed in sequence from the bottom. Ti is formed by the sputter method, TiN is formed by the sputtering or the chemical vapor deposition method, and W is formed by the chemical vapor deposition method.
- the contact between the interface between different type metals can be stabilized at annealing the metal film 21 at one timing of either during the formation of the metal film 21 having the multi-layered structure or after such formation, or at both timings of them.
- a reflection preventing film 22 formed of SiON is formed on the metal film 21 by the chemical vapor deposition method to have a thickness of 30 to 100 nm.
- a bit-line-shaped resist pattern is formed in the memory cell region A and a wiring-shaped resist pattern is formed in the peripheral circuit region B, by coating the photoresist (not shown) on the reflection preventing film 22 and then exposing/developing it. Then, the reflection preventing film 22 and the metal film 21 are etched by using these resist patterns as a mask.
- the metal film 21 can be used as a bit line 21 a in the memory cell region A and as a wiring 21 b in the peripheral circuit region B.
- the wiring 21 b in the peripheral circuit region B constitutes a part of the bit line 21 a.
- bit-line contact via hole 19 a is formed in the first interlayer insulating film 16 as shown in FIG. 7B, the bit line 21 a is filled into the first interlayer insulating film 16 .
- the connection of the metal film 21 to the silicon substrate 1 is blocked by the first silicon nitride film 13 , and thus junction leakage between the impurity diffusion layer 11 and the bit line 21 a is in no means generated.
- the metal film 21 buried in the bit-line via hole 19 a is connected to the side surface of the plug 18 a, the situation that the contacting area between the bit line 21 a and the plug 18 a is reduced is never caused.
- a third interlayer insulating film 23 such as BPSG, etc., for covering the bit line 21 a and the wiring 21 b is formed, and then via holes 23 a to be connected to the plug 18 b in the storage contact hole 16 b are formed by patterning the third interlayer insulating film 23 . Then, plugs 24 made of phosphorus containing silicon are formed in the via holes 23 a.
- a fourth interlayer insulating film 29 made of the silicon nitride film is formed to cover the plugs 24 and the third interlayer insulating film 23 .
- openings are formed on the plugs 24 and their peripheral areas by patterning the fourth interlayer insulating film 29 and an upper layer portion of the third interlayer insulating film 23 .
- Storage electrodes 25 made of silicon and connected to the plugs 24 in the openings are formed on the third interlayer insulating film 23 .
- a dielectric film 26 is formed on a surface of the storage electrodes 25 , and then an opposing electrode 27 is formed on the dielectric film 26 .
- a capacitor 28 is composed of the storage electrode 25 , the dielectric film 26 , and the opposing electrode 27 .
- FIG. 9 The arrangement relationship among the impurity diffusion layer 11 , the bit line 21 a, and the gate electrodes 9 in the above memory cell region A is shown in FIG. 9 as a plan view. Sectional views of the memory cell region A in FIG. 6A to FIG. 7D show the sectional shape taken along a V-V line in FIG. 9 respectively.
- a diameter of the plug 114 a must be set large in order to prevent the projection of the bit-line contact opening 116 from the upper surface of the plug 114 a.
- an interval between the gate electrodes 108 a must be extended in order to assure the breakdown voltage between the plugs 114 a.
- the necessary minimum diameter b 12 of the upper surface of the plug is 0.25 ⁇ m.
- the overlapping of the plugs 114 a and the gate electrodes 108 a is formed by the SAC and about 0.025 ⁇ m is needed in one side.
- a distance b 2 required to assure the insulating breakdown voltage between the plugs 114 a is set to 0.10 ⁇ m, and a positional displacement margin of the bit contact needs 0.20 ⁇ m on both sides in the X/Y directions.
- the distance between the bit lines needs 0.30 ⁇ m in the prior art, but needs merely 0.10 ⁇ m in the first embodiment.
- the semiconductor device and the method of manufacturing the same set forth in Patent Application Publication (KOKAI) Hei 11-87653 also relates to the method of opening firmly the SAC window in case the pattern density is increased.
- the first embodiment of the present invention differs from the prior art in that firstly the opening of the bit-line via holes is performed simultaneously in the peripheral circuit region and the memory cell region and secondly the opening of the bit-line contact hole in the memory cell region is advantageous in the situation that the positional displacement from the upper surface of the plugs is caused.
- the bit line 21 a in the memory cell region A shown in FIGS. 6K and 6L is connected directly to the plug 18 a via the via hole 19 a in the second interlayer insulating film 19 , and the wiring 21 b in the peripheral circuit region B is connected directly to the impurity diffusion layer 12 via the contact hole 19 b in the second interlayer insulating film 19 .
- these line structures are not limited to the above structure.
- the bit line 21 a and the wiring 21 b are formed by the steps of forming a triple-layered metal film 30 of titanium, titanium nitride and tungsten in the via hole 19 a and the contact hole 19 b and on the second interlayer insulating film 19 , polishing the triple-layered metal film 30 by virtue of the CMP method to remove from the upper surface of the second interlayer insulating film 19 and to leave only in the via hole 19 a and the contact hole 19 b as the plugs 30 a, 30 b, forming a multi-layered metal film and a SiON reflection preventing film 22 on these plugs 30 a, 30 b and the second interlayer insulating film 19 , and patterning the multi-layered metal film and the SiDN reflection preventing film 22 by virtue of the photolithography method.
- the bit-line contact hole 16 a is formed to displace to the gate electrode 9 as shown in FIG. 7B and also the via hole 19 a is formed on the first interlayer insulating film 16 and in the second silicon nitride film 15 to project from the upper surface of the plug in the contact hole 16 a
- the contact of the plugs 30 a, 30 b in the above via hole 19 a to the impurity diffusion layers 11 can be cut off by the first silicon nitride film 13 , as shown in FIG. 11C.
- FIGS. 12A to 12 D and FIGS. 13A to 13 C are sectional views showing semiconductor device manufacturing steps according to a second embodiment of the present invention.
- FIGS. 12A to 12 D and FIGS. 13A to 13 C the same references as those in FIG. 6A denote the same elements.
- the gate electrodes 9 , 10 are formed in the memory cell region A and the peripheral circuit region B on the silicon substrate 1 via the gate oxide film 5 by the similar steps to those shown in FIG. 6A in the first embodiment.
- a protection insulating film 8 consisting of the SiON film 8 a and the silicon nitride film 8 b is formed on the gate electrodes 9 , 10 .
- the impurity diffusion layers 11 , 12 are formed between a plurality of gate electrodes 9 in the memory cell region A and on both sides of the gate electrodes 9 , 10 in the peripheral circuit region B respectively.
- the impurity diffusion layers 12 in the peripheral circuit region B have an LDD structure by the later impurity ion implantation.
- the first silicon nitride film for covering the gate electrodes 9 , 10 and the silicon substrate 1 is formed, and then the silicon nitride film is left only on the side walls of the gate electrodes 9 , 10 as sidewalls 71 a, 71 b by etching-back the first silicon nitride film.
- contact holes 73 a, 73 b are formed over the impurity diffusion layers 11 existing in the memory cell region A by patterning the first interlayer insulating film 73 by using the photolithography method.
- the etching in such patterning is carried out by using a mixed gas containing C 4 F 8 and CH 2 F 2 , and the second silicon nitride film 72 acts as the etching stopper.
- the second silicon nitride film 72 under the contact holes 73 a, 73 b is etched.
- Such etching is carried out by using a mixed gas containing CHF 3 and O 2 .
- a phosphorus containing polysilicon film is formed in the contact holes 73 a, 73 b and on the first interlayer insulating film 73 , and then the polysilicon film is removed from the upper surface of the first interlayer insulating film 73 by polishing the polysilicon film by virtue of the CMP method.
- the polysilicon film that is left in the contact hole 73 a in the center of the active region is used as the bit-line contact plug 74 a, while the polysilicon film that is left in the contact hole 73 b in the active region is used as the storage contact plug 74 b.
- a high temperature oxide film is formed as a second interlayer insulating film 75 on the plugs 74 a, 74 b and the first interlayer insulating film 73 .
- a hole 75 a is formed on the bit-line contact plug 74 a by patterning the second interlayer insulating film 75 in the memory cell region A by means of the photolithography method, and at the same time a contact hole 75 b is formed on the impurity diffusion layer 12 by patterning the first and second interlayer insulating films 73 , 75 and the second silicon nitride film 72 in the peripheral circuit region B.
- the mixed gas containing C 4 F 8 and CH 2 F 2 is used as the etching gas of the first and second interlayer insulating films 73 , 75 , and the mixed gas containing CHF 3 and O 2 is used as the etching gas of the second silicon nitride film 72 .
- bit-line contact hole 73 a formed between the gate electrodes 9 in the memory cell region A is displaced to the gate electrode 9 on one side but the overlying hole 75 a is formed in the normal position during these steps, a clearance is formed between the hole 75 a and the plug 74 a formed in the hole 73 a.
- a third silicon nitride film 76 is formed on the second interlayer insulating film 75 and in the hole 75 a and the contact hole 75 b to have such a thickness that can bury the hole 75 a on the side of the plug 74 a, e.g., half thickness of the second silicon nitride film 72 , if the bit-line contact hole 75 a is projected from the side of the plug 74 a.
- the third silicon nitride film 76 is removed from the upper surfaces of the second interlayer insulating film 75 and the plug 74 a and the inner surface of the contact hole 75 b by etching-back the third silicon nitride film 76 , but is left only on the side portions of the plug 74 a in the hole 75 a. Since the portion formed on the side portions of the plug 74 a in the hole 75 a is extremely narrow, it is easy to leave selectively the third silicon nitride film 76 at least on the bottom portion of the hole 75 a under the condition that the third silicon nitride film 76 on the plug 74 a is removed.
- a bit line 77 a is formed on the second interlayer insulating film 75 in the memory cell region A such that the bit line 77 a is connected to the plug 74 a via the hole 75 a, whereas a wiring 77 b is formed on the second interlayer insulating film 75 in the peripheral circuit region B such that the wiring 77 b is connected to the impurity diffusion layer 12 via the contact hole 75 b.
- bit line 77 a and the wiring 77 b may be connected to the underlying plug via a metal plug (not shown) formed in the hole 75 a, otherwise the wiring 77 b may be connected to the impurity diffusion layer 12 via a metal plug (not shown) formed in the contact hole 75 b.
- the third silicon nitride film 75 may be left only in the hole 75 a on the side of the plug 73 a by patterning the third silicon nitride film 75 using the photoresist as a mask.
- FIGS. 14A to 14 G are sectional views showing semiconductor device manufacturing steps according to a third embodiment of the present invention.
- the memory cell region A and the peripheral circuit region B are present on an n-type silicon substrate (semiconductor substrate) 31 , and a device isolation insulating film 32 having the STI structure is formed in these regions A, B of the silicon substrate 31 .
- the device isolation method such as LOCOS and others may be employed instead of the STI structure.
- wells 33 , 34 are formed by the same method as the first embodiment.
- a gate oxide film 35 is formed by thermally oxidizing the surface of the silicon substrate 31 in the active region.
- a polysilicon layer 36 of 80 nm thickness and a tungsten silicide layer 37 of 100 nm thickness are formed in sequence on the gate oxide film 35 , and then a protection insulating film 38 is formed on the tungsten silicide layer 37 .
- the silicon oxide (SiO 2 ) film of 132 nm thickness is employed as the protection insulating film 38 .
- a plurality of gate electrodes 39 consisting of a silicon layer 36 and a silicide layer 37 respectively and used commonly as the word line is formed in the memory cell region A, while a plurality of gate electrodes 40 consisting of the silicon layer 36 and the suicide layer 37 respectively are formed in the peripheral circuit region B.
- a first layer wiring 40 a passing through over the device isolation insulating film 32 is also formed in the peripheral circuit region B.
- the first layer wiring 40 a may have a structure that extends the gate electrode 40 to the device isolation insulating film 32 .
- an n-type impurity diffusion layer 41 is formed on both sides of the gate electrodes 39 by implanting selectively the n-type impurity ion into the memory cell region A of the silicon substrate 31 while using a resist mask (not shown) in which the memory cell region A is opened.
- a basic MOS transistor T 1 l consists of the n-type impurity diffusion layer 41 and the gate electrode 39 in the memory cell region A.
- low concentration portions of impurity diffusion layers 42 serving as the source/drain are formed on both sides of the gate electrodes 40 by implanting selectively the impurity ion into the peripheral circuit region B of the silicon substrate 31 while using a resist mask (not shown) in which the peripheral circuit region B is opened.
- a silicon nitride film 43 of 20 to 100 nm thickness, e.g., 60 nm thickness is formed by the chemical vapor deposition method using a silane (SiH 4 ) gas and an ammonia (NH 3 ) gas to cover upper surfaces and side surfaces of the gate electrodes 39 , 40 and the upper surface of the silicon substrate 31 .
- a silane (SiH 4 ) gas and an ammonia (NH 3 ) gas to cover upper surfaces and side surfaces of the gate electrodes 39 , 40 and the upper surface of the silicon substrate 31 .
- an opening 44 a to expose the peripheral circuit region B is formed by coating photoresist 44 on the silicon nitride film 43 and then exposing/developing it. Then, the silicon nitride film 43 in the peripheral circuit region B is etched via the opening 44 a in the substantially perpendicular direction to the surface of the substrate by virtue of the anisotropic etching. In this etching, the gas seed similar to the first embodiment is employed.
- the silicon nitride film 43 is left as sidewall spacers 43 s on side surfaces of the gate electrodes 40 and the wiring 40 a in the peripheral circuit region B, while the silicon substrate 31 between the gate electrodes 39 is still covered with the silicon nitride film 43 in the memory cell region A.
- the silicon oxide film (not shown) is formed in the peripheral circuit region B on the surface of the silicon substrate 31 by the thermal oxidation method.
- the resist masks are used in the peripheral circuit region B to introduce the p-type impurity and the n-type impurity into desired areas respectively, but the memory cell region A is covered with the resist mask when any impurity is injected.
- a first interlayer insulating film 46 made of BPSG is formed on the silicon nitride film 43 in the memory cell region A and the protection insulating film 38 , the sidewalls 43 s and the silicon substrate 31 in the peripheral circuit region B by using the chemical vapor deposition method to have a thickness of 500 nm, for example.
- a bit-line contact hole 46 a and a storage contact hole 46 b are formed in the first interlayer insulating film 46 by anisotropic-etching the first interlayer insulating film 46 by using the self-align method.
- the condition such that the underlying silicon nitride film 43 can be left even a little amount by using the mixed gas of C 4 F 8 and CH 2 F 2 , for example, is set.
- the silicon nitride film 43 that appears under the bit-line contact hole 46 a and the storage contact hole 46 b is etched by using the gas system containing CHF 3 , for example, whereby the bit-line contact hole 46 a and the storage contact hole 46 b can have depths to reach the surface of the silicon substrate 1 .
- the etching condition is set to leave the silicon nitride film 43 on the side walls of the gate electrode 39 as sidewall spacers 43 a. Also, because the silicon nitride film 43 on the gate electrodes 39 is selectively etched to the underlying SiO 2 protection insulating film 38 , the silicon nitride film 43 is never exposed.
- the polysilicon film is filled into the contact holes 46 a, 46 b in the memory cell region A by growing the phosphorus-doped polysilicon film up to a thickness of 200 nm. Then, the polysilicon film formed on the first interlayer insulating film 46 is removed by the CMP method.
- the polysilicon film being left in the bit-line contact hole 46 a is used as the bit-line contact plug 48 a, while the polysilicon film being left in the storage contact hole 46 b is used as the storage electrode contact plug 48 b.
- a second interlayer insulating film 49 of 90 nm thickness is formed on the plugs 48 a, 48 b and the first interlayer insulating film 46 .
- the high temperature oxide film SiO 2 film
- windows 50 a, 50 b, 50 c are formed on the bit-line plug 48 a in the memory cell region A, one impurity diffusion layer 42 of the MOS transistor T 12 in the peripheral circuit region B, and the wiring 40 a formed on the device isolation insulating film 32 respectively, by coating photoresist 50 on the second interlayer insulating film 49 and then exposing/developing it.
- bit-line contact via hole 49 a is formed in the memory cell region A
- contact hole 49 b is formed in the impurity diffusion layer 42 in the peripheral circuit region B
- a via hole 49 c is formed in the first layer wiring 40 a in the peripheral circuit region B.
- the photoresist 50 is removed, then a Ti film of 40 nm thickness, a TiN film of 50 nm thickness, and a W film of 100 nm thickness are formed sequentially in the holes 49 a to 49 c and on the second interlayer insulating film 49 by the sputter method or the chemical vapor deposition method, and then these films are patterned by the photolithography method. According to the patterning of the metal film, as shown in FIG.
- a bit line 51 a connected to the plug 48 a via the via hole 49 a is formed in the memory cell region A, and a second layer first wiring 51 b connected to the first layer wiring 40 a via the via hole 49 c and a second layer second wiring 51 c connected to the impurity diffusion layer 42 via the contact hole 49 b are formed in the peripheral circuit region B.
- the second layer wirings 51 b, 51 c may be formed to constitute a part of the bit line, for example.
- connection between the bit line 51 a and the plug 48 a, connection between the first layer wiring 40 a and the first wiring 51 b, and connection between the impurity diffusion layer 42 and the second wiring may be performed via the metal plugs respectively.
- a third interlayer insulating film 53 made of BPSG, SiO 2 , etc. and having a thickness of 800 nm is formed on the bit line 51 a in the memory cell region A and the second layer wirings 51 b, 51 c and the second interlayer insulating film 49 in the peripheral circuit region B by the chemical vapor deposition method. Then, a surface of the third interlayer insulating film 53 is planarized by the CMP method. Then, a silicon nitride film of 50 nm thickness is formed as a fourth interlayer insulating film 54 on the third interlayer insulating film 53 .
- the capacitor should be formed in the memory cell region A.
- a dual-side cylinder-type capacitor employing tantalum oxide (TaO) as the dielectric film will be explained as an example.
- an insulating film (not shown) made of SiO 2 or BPSG is formed on the fourth interlayer insulating film 54 and the plug 55 to have a thickness of 1.2 ⁇ m, and then a surface of the insulating film is planarized by the CMP method.
- an opening is formed in the capacitor region containing the plug 55 by patterning the insulating film, the fourth interlayer insulating film 54 , and the upper layer portion of the third interlayer insulating film 53 by virtue of the photolithography method.
- an undoped or low impurity concentration amorphous silicon film is formed along the upper surface of the insulating film and the inner surface of the opening, and then a portion surrounded by the amorphous silicon film in the opening is buried by the resist. Then, the amorphous silicon film is removed from the upper surface of the insulating film by the CMP method. Accordingly, the amorphous silicon film being left in the opening is formed as a cylinder shape with a bottom.
- an inner peripheral surface and an outer peripheral surface of the cylindrical amorphous silicon film are exposed by removing the insulating film (not shown) on the fourth interlayer insulating film 54 by a hydrofluoric acid solution.
- an HSG (Hemispherical Grained Silicon) film having an uneven surface is formed on the surface of the amorphous silicon film by heating the amorphous silicon film at 560° C., for example, in the low pressure atmosphere containing the silane gas and then annealing it at 560° C. after the pressure in the low pressure atmosphere is reduced.
- the impurity is doped into the amorphous silicon film and the HSG film to reduce their resistances, and these films are used as a storage electrode 56 .
- a dielectric film 57 made of tantalum oxide (Ta 2 O 5 ) and having a thickness of 8 nm is formed on a surface of the storage electrode 56 by the chemical vapor deposition method.
- the silicon storage electrode 56 is nitrided up to a depth of about 2 nm from the surface by the RTN (Rapid Thermal Nitriding) process before the formation of the dielectric film 57 , and then the thermal oxidation process, the oxygen plasma annealing, or the like at about 800° C. is performed after the formation of the dielectric film 57 .
- RTN Rapid Thermal Nitriding
- a titanium nitride film of 50 nm thickness and a doped polysilicon film of 100 nm thickness are formed in sequence on the dielectric film 57 , and then these films are used as an opposing electrode 58 by patterning them.
- contact holes are formed in the bit line 51 a and the opposing electrode 58 of the capacitor in the memory cell region A and a part of the second layer wirings 51 b, 51 c in the peripheral circuit region B, then plugs having a Ti/TiN/W triple-layered structure are filled into the contact holes, and then upper wirings 61 a, 61 b consisting of an aluminum or aluminum laminated structure connected to these plugs are formed on the fifth interlayer insulating film 60 .
- FIG. 14A to FIG. 14G show the sectional shape of the memory cell region A viewed along a XII-XII line in FIG. 15A and the sectional shape of the peripheral circuit region B viewed along a XIII-XIII line in FIG. 15B.
- the silicon oxide film is formed as the protection insulating film 38 on the gate electrodes 39 , 40 and the first layer wiring 40 a, and then the silicon nitride film 43 covering the gate electrodes 39 , 40 and the silicon substrate 31 is left as it is in the memory cell region A without the etching, but is etched to be left as the sidewalls 38 s in the peripheral circuit region B.
- the protection insulating film 38 on the electrode can be etched successively upon forming the hole by etching the second interlayer insulating film 49 and the first interlayer insulating film 46 , the hole 49 c for connecting the second layer wiring 51 b and the first layer wiring 40 a, the hole 49 b connected to the impurity diffusion layer 42 , and the hole 49 a connected to the bit line plug can be formed simultaneously in the peripheral circuit region B, whereby throughput of the hole formation can be improved.
- the silicon nitride film on the gate electrode is also etched, and in the worst case the gate electrodes are exposed. If the gate electrodes are exposed, the short circuit between the gate electrodes and the bit line occurs.
- the hole etching can be performed in the situation that the silicon nitride film is not provided. Accordingly, as shown in FIG. 14C, the holes 49 a, 49 b, 49 c can be formed simultaneously and easily in the peripheral circuit region and the memory cell region.
- the first insulating film is formed on the gate electrodes and the semiconductor substrate in the first region and the second region, the first insulating film is left as the sidewalls on the side surfaces of the gate electrodes by etching back it in the second region, the second insulating film formed of the same material as the first insulating film is formed in the first region and the second region, the third insulating film that can be etched selectively to the second insulating film is formed on the second insulating film, the first holes to expose the semiconductor substrate are formed by etching the first, second, and third insulating films between the gate electrodes in the first region, the impurity containing semiconductor plugs are formed in the first holes, the fourth insulating film to cover the plugs and the third insulating film is formed, the second holes are formed on the plugs by patterning the fourth insulating film in the first region and at the same time the third hole connected the impurity diffusion layer in the second region is formed by patterning the fourth insulating
- the burying insulating film is formed selectively on the portions being projected from the plugs in the second hole.
- connection between the metal film formed in the second hole and the semiconductor substrate can be prevented by the burying insulating film.
- steps of forming the first insulating film on the gate electrodes in the first region and the second region and on the first layer wiring in the second region respectively forming the second insulating film on the gate electrodes, the first layer wiring and the semiconductor substrate, leaving the second insulating film on the side surfaces of the gate electrodes and the sides surfaces of the first layer wiring in the second region by etching back the second insulating film in the second region and also leaving the second insulating film in the entire first region, forming the third insulating film that can be etched under the same condition as the first insulating film in the first region and the second region respectively, forming the holes between the gate electrodes by patterning the third insulating film and the second insulating film in the first region, forming the plugs in the holes, and then forming the fourth insulating film on the plugs and the third insulating film.
- the holes can be simultaneously formed on the plugs in the first region and on the gate electrodes and the first layer wiring in the second region respectively without change of the etchant by patterning the fourth insulating film and the underlying second and third insulating films. Therefore, throughput of the hole formation can be improved.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device and to a method of manufacturing the same and, more particularly, to a semiconductor device having a self-align contact structure used in DRAM, etc. and to a method of manufacturing the same.
- 2. Description of the Prior Art
- An element area in the semiconductor device is required to reduce, as the integration of the semiconductor device becomes higher. However, under the prior art, an alignment precision in the photolithography cannot be so improved as the requirement of the size reduction of the semiconductor device.
- Thus, various techniques have been taken with the miniaturization of the semiconductor device. For example, the self-align contact used in the highly integrated semiconductor memory device such as DRAM (dynamic random access memory) is adopted.
- In the self-align contact, the silicon nitride film is formed on the side faces of the gate electrode as the sidewall spacer. The self-align contact that is constructed by forming the sidewall spacer made of silicon nitride on the side faces of the gate electrode of the MOS transistor will be explained hereunder.
- First, a manufacturing method of the structure shown in FIG. 1A will now be explained.
- The active regions in the
memory cell region 102 and theperipheral circuit region 103 on thesilicon substrate 101 respectively are isolated by anisolation insulating film 104. Then, thewells silicon substrate 101 and by using a mask. - Next, the
gate insulating films 107 are formed in the active regions by the thermal oxidation method, and then a silicon film and a protection insulating film are formed sequentially by the chemical vapor deposition (CVD) method. Then,gate electrodes memory cell region 102 and theperipheral circuit region 103 by patterning a silicon film and a protection insulating film by virtue of the photolithography method. In this case, thegate electrodes 108 a are formed in one active region in thememory cell region 102 at the predetermined interval. - In this case, upper surfaces of the
gate electrodes protection insulating film 109. - Next, steps to get the state shown in FIG. 1B will now be explained.
- First, low impurity concentration portions of the
impurity diffusion layers gate electrodes silicon substrate 101 by ion-implanting the impurity into the active regions while using thegate electrodes isolation insulating film 104 as a mask. - Then, a silicon nitride film for covering the
gate electrodes isolation insulating film 104 is formed on thesilicon substrate 101. Then, the silicon nitride film is left on both sides of thegate electrodes sidewall spacers - Then, high impurity concentration portions of the
impurity diffusion layers gate electrodes sidewall spacers - Next, as shown in FIG. 1C, the first
insulating film 112 and the secondinsulating film 113 for covering thegate electrodes insulating film 112, and the silicon oxide film containing the impurity, e.g., BPSG (Boro-Phospho Silicate Glass) is formed as the secondinsulating film 113. The reason for forming the silicon nitride film under the BPSG is to prevent the diffusion of the impurity in BPSG into thesilicon substrate 101. The secondinsulating film 113 is heated to reflow and planarize its upper surface. - Then, as shown in FIG. 1D, the
contact holes 113 a to 113 c are formed on theimpurity diffusion layers 110 a existing in thememory cell region 102 by patterning the firstinsulating film 112 and the secondinsulating film 113 by using the photolithography method. In this case, the secondinsulating film 113 in thememory cell region 102 is etched by the hydrofluoric acid, and the firstinsulating film 112 acts as an etching stopper. Also, the firstinsulating film 112 is etched by the phosphoric acid to expose the underlyingimpurity diffusion layer 110 b. - The widths of these
contact holes 113 a to 113 c are decided by intervals between thesidewall spacers 111 a. - In this case, in one
memory cell region 102, thecontact hole 113 a formed in the center is used to connect the bit lines, and other twocontact holes - Next, as shown in FIG. 1E,
silicon plugs 114 a to 114 c are filled into thecontact holes 113 a to 113 c. Then, the thirdinsulating film 115 made of silicon oxide is formed on the secondinsulating film 113 and theplugs 114 a to 114 c. Then, theopening 116 is formed on thecontact hole 113 a for bit-line connection by patterning the thirdinsulating film 115 by virtue of the photolithography method, and at the same time thecontact hole 117 is formed on theimpurity diffusion layer 110 b by patterning the thirdinsulating film 115 and the secondinsulating film 113 in theperipheral circuit region 103 by virtue of the photolithography method. - In forming the
contact hole 117, control of the depths of theopening 116 and thecontact hole 117 can be facilitated since the firstinsulating film 112 and theplug 114 a function as the etching stopper. Therefore, in order to expose theimpurity diffusion layer 110 b from thecontact hole 117, the firstinsulating film 112 must be etched via thecontact hole 117. - Here, the I-I sectional shape in FIG. 1E is shown in FIG. 3A.
- After this, as shown in FIG. 1F, the metal film is formed on the third
insulating film 115. Then, if this metal film is patterned, thebit line 118 connected to theplug 114 a under theopening 116 is formed in thememory cell region 102 and also thewiring 119 connected to theimpurity diffusion layer 110 b via thecontact hole 117 is formed in theperipheral circuit region 103. - Then, although not shown particularly, the steps of forming a capacitor (not shown) on the
memory cell region 102 will be carried out. - Other wirings of the gate electrode are formed in the
peripheral circuit region 103. In this case, in order to connect the wirings and the overlying wiring, the structure shown in FIG. 4 is adopted. - Next, the steps of forming the structure shown in FIG. 4 will be explained.
- First, the device
isolation insulating film 132 is formed on the surface of thesilicon substrate 131. Then, a plurality ofgate electrodes memory cell region 102 and theperipheral circuit region 103 via thegate oxide film 133 respectively. At the same time, thefirst layer wiring 136 passing through over the deviceisolation insulating film 132 is formed in theperipheral circuit region 103. - These
gate electrodes first layer wiring 136 have a double-layered structure that consists of a polysilicon film and a tungsten silicide film respectively. Theprotection insulating film 137 made of the silicon nitride film is formed thereon. - Then, the silicon nitride film is formed to cover the
gate electrodes first layer wiring 136, and thesilicon substrate 131. Then,sidewall spacers gate electrodes first layer wiring 136 respectively by etching-back the silicon nitride film. Thefirst layer wiring 136 has the structure that is extended from thegate electrode 135 to the deviceisolation insulating film 132. - The
impurity diffusion layers silicon substrate 131 before and after thesidewall spacers - Then, the first
interlayer insulating film 140 made of BPSG is formed on theprotection insulating film 137, thesemiconductor substrate 131, etc. The surface of the firstinterlayer insulating film 140 is planarized by heating to reflow or by the chemical mechanical polishing. - In the
memory cell region 102, thecontact holes interlayer insulating film 140. These contact holes 141 a, 141 b are formed as the self-align contacts that are positioned between thegate electrodes 134 in a self-alignment fashion. - In addition, the
plugs memory cell region 102. Then, the secondinterlayer insulating film 143 made of the silicon oxide film is formed on theplugs interlayer insulating film 140. Then, thehole 143 a for bit-line connection is formed by etching the secondinterlayer insulating film 143 on theplug 142 a for bit-line connection in thememory cell region 102. At the same time, thecontact hole 144 is formed by etching the firstinterlayer insulating film 140 and the secondinterlayer insulating film 143 on theimpurity diffusion layer 139 b in theperipheral circuit region 103. - Thereafter, the
bit line 145 a passing through an inside of thehole 143 a is formed in thememory cell region 102 and at the same timesecond layer wirings peripheral circuit region 103. A part of the pattern of thesecond layer wiring 145 b is connected to theimpurity diffusion layer 139 b via thecontact hole 144. - In this case, the
bit line 145 a and thesecond layer wiring 145 b are formed of the metal film that has the triple-layered structure of Ti/TiN/W, for example. - Then, the third
interlayer insulating film 146 made of the silicon oxide film or BPSG is formed, and then the surface of the thirdinterlayer insulating film 146 is planarized by the chemical mechanical polishing. - Then, the capacitor is formed in the
memory cell region 102. Here, the cylinder-shaped capacitor is illustrated as an example. The capacitor is formed along with following steps. - First, the
storage contact hole 147 a is opened by etching the secondinterlayer insulating film 143 and the thirdinterlayer insulating film 146 formed on thestorage contact plug 142 b in thememory cell region 102, and then theplug 148 made of impurity containing silicon is formed in thehole 147 a. - The fourth
interlayer insulating film 147 made of the silicon nitride film is formed on theplug 148 and the thirdinterlayer insulating film 146. Then, the patterning insulating film (not shown) made of the silicon oxide film or BPSG is formed on the fourthinterlayer insulating film 147, and then the opening having the capacitor shape is formed by patterning the patterning insulating film and the fourthinterlayer insulating film 147 by virtue of the photolithography method. Then, the polysilicon film is formed on the inner surface of the opening and on the patterning insulating film, and then thepolysilicon film 150 on the patterning insulating film is removed by the chemical mechanical polishing. In this polishing, the photoresist may be filled into the concave portion formed by the polysilicon film in the opening of the patterning insulating film. - Accordingly, the polysilicon film being left like the cylinder in the opening of the patterning insulating film is used as the
storage electrode 150 of the capacitor. - Then, the outer peripheral surface and the inner peripheral surface of the
cylindrical storage electrode 150 are exposed by removing the patterning insulating film by using the hydrofluoric acid. According to difference in material, it is feasible to etch selectively the patterning insulating film with respect to the fourthinterlayer insulating film 147. - Then, the
dielectric film 151 made of tantalum oxide is formed on the surface of thestorage electrode 150 by the chemical vapor deposition method, and then the opposingelectrode 152 is formed on thedielectric film 151. The opposingelectrode 152 is composed of the double-layered structure of titanium and polysilicon, for example. Accordingly, thecapacitor 153 is completed. - After this, the fifth
interlayer insulating film 149 as the silicon oxide film for covering thecapacitor 153 is formed on the fourthinterlayer insulating film 147, and then the surface of the fifthinterlayer insulating film 149 is made flat by the chemical mechanical polishing. - Then, the via
hole 154 a is formed by etching the third to fifthinterlayer insulating films second layer wiring 145 c in theperipheral circuit region 103 by means of the photolithography method. Also, the viahole 154 b is formed by etching the first to fifthinterlayer insulating films protection insulating film 137 on thefirst layer wiring 145 b in theperipheral circuit region 103. At this time, the holes are formed on thebit line 145 a and the opposingelectrode 152 respectively, but such holes are omitted from FIG. 4. - Then, the metal film having the triple-layered structure of Ti/TiN/W is formed in the via holes154 a, 154 b and on the fifth
interlayer insulating film 149. The metal film having the triple-layered structure being formed on the fifthinterlayer insulating film 149 is removed by the chemical mechanical polishing method. Accordingly, the metal film having the triple-layered structure being left in the via holes 154 a, 154 b are used as theplugs bit line 145 a and the opposingelectrode 152 in thememory cell region 102. - Thereafter, the
third layer wirings interlayer insulating film 149. - Here, the
plugs third layer wiring 156. - In this case, another
third wiring 157 is formed in thememory cell region 102, and a part of thethird wiring 157 is connected to thebit line 145 a, the opposing electrode 512, etc. via the plugs (not shown). - The above steps are forming method of the memory cell and the peripheral circuit. FIG. 5A is a plan view showing arrangement relationship between the
bit line 145 a, thethird layer wiring 157, etc. in thememory cell region 102. FIG. 5B is a plan view showing arrangement relationship between the wirings, etc. in theperipheral circuit region 103. Thememory cell region 102 shown in FIG. 4 is a sectional shape that is viewed along a X-X line in FIG. 5A. Theperipheral circuit region 103 shown in FIG. 4 is a sectional shape that is viewed along a XI-XI line in FIG. 5B. - By the way, based on the steps of forming the contact holes113 a to 113 c shown in FIGS. 1A to 1F, there is such a possibility that the forming position of the
contact hole 113 a for bit-line connection is displaced and thus is separated from thesidewall spacer 111 a on one side, as shown in FIG. 2A. - If the alignment displacement is caused in forming the
contact hole 113 a for bit-line connection and also theoverlying opening 116 formed in the thirdinsulating film 115 is formed at the normal position, the underlying first insulatingfilm 112 is etched successively in forming theopening portion 116 in the secondinsulating film 113. Thus, as shown in FIG. 2B, theclearance 120 is formed on the side of theplug 114 a to expose a part of theimpurity diffusion layer 110 a. - If the
bit line 118 is formed on the thirdinsulating film 115 under such state,such bit line 118 reaches theimpurity diffusion layer 110 a via theclearance 120, as shown in FIG. 2C. The II-II line sectional shape in FIG. 2C is shown in FIG. 3B. - Then, when the
bit line 118 is connected to theimpurity diffusion layer 110 a, the bit-line constituting metal element enters into theimpurity diffusion layer 110 a in the later heating step to increase the leakage current from theimpurity diffusion layer 110 a, and therefore the charge storage of the capacitor is badly influenced. The slight leakage current from theimpurity diffusion layer 110 b does not become a serious issue in theperipheral circuit region 103. - On the contrary, the method of forming widely the upper surface region of the
plug 114 a may be considered as the countermeasure for the alignment displacement. In this case, another disadvantage such that the higher integration becomes difficult is caused. For the space between the plugs must be maintained at a predetermined interval to assure the breakdown voltage between the neighboring plugs and thus the increase in the upper surface region of the plug interferes with the higher integration of the semiconductor device. - Also, in the above method, only the identical widths can be selected in the
memory cell region 102 and theperipheral circuit region 103 as the film thicknesses of thesidewall spacers gate electrodes - In the meanwhile, in the semiconductor memory device shown in FIG. 4, the
second layer wiring 145 c and thefirst layer wiring 136 are connected to each other via thewiring 156 being formed on the fifthinterlayer insulating film 149. The reason for this is given as follows. - First, in the step of forming the
hole 143 a to connect thebit line 145 a and theunderlying plug 142 a in thememory cell region 102 and thecontact hole 144 to connect thesecond layer wiring 145 b and theimpurity diffusion layer 139 b in theperipheral circuit region 103, it is preferable that the contact hole to connect thefirst layer wiring 136 and the overlyingsecond layer wiring 145 c in theperipheral circuit region 103 should be formed simultaneously. - In case three type holes are opened simultaneously, the silicon nitride film acting as the
protection insulating film 137 on thefirst layer wiring 136 must be etched. - However, when the
hole 143 a to connect thebit line 145 a and theplug 142 a is formed in thememory cell region 102, the displacement margin cannot be sufficiently assured because of the request of miniaturization. As a result, the forming position of thehole 143 a protrudes from theplug 142 a. Then, if theprotection insulating film 137 is etched via thehole 143 a that protrudes from theplug 142 a, the breakdown voltage between theplug 142 a and thegate electrode 134 is deteriorated. In the worst case, the short-circuit between theplug 142 a and thegate electrode 134 is brought about. - Then, at the time of anisotropic etching of the second
interlayer insulating film 143 in which thehole 143 a is formed, such a condition is employed that the selective etching ratio of the secondinterlayer insulating film 143 to theprotection insulating film 137 is consciously set high. As the anisotropic etching condition, the etching in the mixed gas atmosphere consisting of C4F8, CHF3, Ar, O2, etc., for example, may be considered. - Accordingly, if the
hole 143 a is displaced from theplug 142 a, theprotection insulating film 137 is hardly etched, so that the exposure of thegate electrode 134 from thehole 143 a can be prevented. - According to the above reason, it is not applied to etch successively the first
interlayer insulating film 140 and theprotection insulating film 137, both are formed of different material. Assume that the hole to connect thesecond layer wiring 145 c and thefirst layer wiring 136 is formed in the secondinterlayer insulating film 143, the firstinterlayer insulating film 140, and theprotection insulating film 137 in theperipheral circuit region 103, the step of forming the resist mask that is used to etch only theprotection insulating film 137 on thefirst layer wiring 136 is needed after the etching of the firstinterlayer insulating film 140 is finished. Thus, it is impossible to avoid the complication of the steps. - In contrast, when the holes are formed in the fifth
interlayer insulating film 149 and the underlying interlayer insulating films, there is no possibility that theprotection insulating film 137 in thememory cell region 102 since the formation of theholes plugs memory cell region 102 has already been finished. Therefore, after the etching of the firstinterlayer insulating film 140 is finished, theprotection insulating film 137 on thefirst layer wiring 136 can be etched by changing the etching conditions, without the change of the mask. - According to the above, the structure that the
first layer wiring 136 and thesecond layer wiring 145 c are electrically connected to each other via thewiring 156 formed on the fifthinterlayer insulating film 149 and theholes - However, if such structure is employed, the connecting portions between the
first layer wiring 136 and thesecond layer wiring 145 c must be formed separately and also thewiring 156 to connect thesewirings - It is an object of the present invention to provide a semiconductor device capable of suppressing increase in a leakage current from impurity diffusion layers connected to plugs even if mutual positions of the plugs and bit-line opening portions are displaced in the process by which a window connected to a bit line in the memory cell region and windows connected to source/drain impurity diffusion layers of a transistor in the peripheral circuit region are opened simultaneously, in the case that metal material is used as the bit line, and also capable of assuring optimum widths of sidewall spacers on side surfaces of gate electrodes in a memory cell region and a peripheral circuit region respectively, and a method of manufacturing the same.
- Also, it is another object of the present invention to provide a semiconductor device capable of connecting multi-layered wirings by a small number of steps, and a method of manufacturing the same.
- Accordingly, if the first holes are formed to displace to the gate electrode on one side in the first region and also the second hole being formed simultaneously with the third hole is formed to protrude from the first holes, the semiconductor substrate is never exposed from the second hole because of the presence of the first insulating film. Therefore, even if the metal film is formed in the second hole, the connection between the metal film and the impurity diffusion layer on the semiconductor substrate can be prevented in the first region.
- In addition, the first insulating film is formed to have an optimum thickness to form the spacers on the side surfaces of the gate electrodes in the second region, and thus the total film thickness of the first and second insulating films can be selected to give the optimum thickness as the spacers on the side surfaces of the gate electrodes in the first region.
- Accordingly, the optimization of the film thickness of the spacers on the side surfaces of the gate electrodes can be selected every region.
- Also, according to the above invention, in the case that the first holes that are formed in the insulating film between the gate electrodes in the first region are formed to deviate to the gate electrodes on one side and the plugs are formed in the first holes and also the second hole that is formed in the overlying insulating film covering the plugs is displaced from the plugs and has a depth reaching the impurity diffusion layer on the semiconductor substrate, the burying insulating film is formed selectively on the portions being projected from the plugs in the second hole.
- Accordingly, the metal film formed in the second hole is never connected to the impurity diffusion layer because of the burying insulating film.
- Accordingly, the holes can be simultaneously formed on the plugs in the first region and on the gate electrodes and the first layer wiring in the second region respectively without change of the etchant by patterning the second insulating film and the third insulating films. Therefore, throughput of the hole formation can be improved.
- FIGS. 1A to1F are sectional views showing a manufacturing steps of a semiconductor device according to a first prior art;
- FIGS. 2A to2C are sectional views showing manufacturing steps when displacement is caused between upper and lower holes in the semiconductor device manufacturing steps according to the first prior art;
- FIG. 3A is a sectional view showing a sectional shape of the semiconductor device, taken along a I-I line in FIG. 1E;
- FIG. 3B is a sectional view showing a sectional shape of the semiconductor device, taken along a II-II line in FIG. 2C;
- FIG. 4 is a sectional view showing a semiconductor device according to a second prior art;
- FIGS. 5A and 5B are plan views showing arrangement of respective elements of the semiconductor device shown in FIG. 4;
- FIGS. 6A to6M are sectional views showing a manufacturing steps of a semiconductor device according to a first embodiment of the present invention;
- FIGS. 7A to7D are sectional views showing the situation that displacement is caused between plugs but no displacement is caused between holes formed on the plugs, in the a manufacturing steps of a semiconductor device according to the first embodiment of the present invention;
- FIG. 8A is a sectional view showing a sectional shape of the semiconductor device, taken along a III-III line in FIG. 6H;
- FIG. 8B is a sectional view showing a sectional shape of the semiconductor device, taken along a VI-VI line in FIG. 7B;
- FIG. 9 is a plan view showing arrangement of elements in a memory cell region of the semiconductor device according to the first embodiment of the present invention;
- FIG. 10A is a plan view showing sizes and arrangement of the plugs in the semiconductor device according to the first embodiment of the present invention;
- FIG. 10B is a plan view showing sizes and arrangement of the plugs in the prior art;
- FIGS. 11A to11C are sectional views showing another structures concerning to connection between bit wirings and plugs in a memory cell region and connection between wirings and impurity diffusion layers in a peripheral circuit region, in the semiconductor device according to the first embodiment of the present invention;
- FIGS. 12A to12D are sectional views showing manufacturing steps of a semiconductor device according to a second embodiment of the present invention;
- FIGS. 13A to13C are another sectional views showing the manufacturing steps of the semiconductor device according to the second embodiment of the present invention; and
- FIGS. 14A to14G are sectional views showing a manufacturing steps of a semiconductor device according to a third embodiment of the present invention;
- FIGS. 15A and 15B are plan views showing arrangement of respective elements of the semiconductor device shown in FIG. 14G.
- Embodiments of the present invention will now be explained in detail with reference to the accompanying drawings.
- (First Embodiment)
- FIGS. 6A to6M are sectional views showing semiconductor device manufacturing steps according to a first embodiment of the present invention.
- First, steps required to get the structure shown in FIG. 6A will be explained hereunder.
- At least a memory cell region A and a peripheral circuit region B are present on an n-type silicon substrate (semiconductor substrate)1. A device
isolation insulating film 2 having a shallow trench isolation (STI) structure is formed in these regions A, B on thesilicon substrate 1. In this case, other device isolation methods may be employed in place of STI. - After such device
isolation insulating film 2 is formed, p-wells (active regions) 3, 4 are formed by implanting ions into predetermined active regions in the memory cell region A and the peripheral circuit region B. The well structure is formed by the well-known method and thus its details are omitted herein. Although the p-well 4 is formed in the peripheral circuit region B in FIG. 6A, there exits an active region into which no impurity is injected. - Then, a
gate oxide film 5 is formed on a surface of the active region by thermally oxidizing the surface of the active region of thesilicon substrate 1. - Then, a
silicon layer 6 and asilicide layer 7 are formed in sequence on thegate oxide film 5, and then aprotection insulating film 8 is formed on thesilicide layer 7. Theprotection insulating film 8 is constructed by forming sequentially anSiON film 8 a of 50 nm thickness, that acts as a reflection preventing film, and asilicon nitride film 8 b of 150 nm thickness, that acts as SAC (Self-Align Contact) described later, by the chemical vapor deposition method. - After this, the
protection insulating film 8, thesilicide layer 7, and thesilicon layer 6 are patterned into gate electrode shapes by the photolithography method using the resist. Accordingly, a plurality ofgate electrodes 9 each consists of thesilicon layer 6 and thesilicide layer 7 and is used commonly as a word line are formed in the memory cell region A, and a plurality ofgate electrodes 10 each consists of thesilicon layer 6 and thesilicide layer 7 are formed in the peripheral circuit region B. - Then, while using a resist mask (not shown) in which the memory cell region A is opened, n-type impurity diffusion layers11 are formed on both sides of the
gate electrodes 9 by implanting n-type impurity ions selectively into the memory cell region A of thesilicon substrate 1. In the memory cell region A, basic MOS transistors T1 are composed of the n-typeimpurity diffusion layer 11 and thegate electrode 9 respectively. Then, while using a resist mask (not shown) in which the peripheral circuit region B is opened, low concentration portions of impurity diffusion layers 12 are formed on both sides of thegate electrodes 10 by implanting impurity ions selectively into the peripheral circuit region B of thesilicon substrate 1. - After the resist mask is removed, an oxide film (not shown) of 5 nm thickness is formed by oxidizing surfaces of the impurity diffusion layers11, 12 at 800° C. in a dry oxygen atmosphere by means of the thermal oxidation method, for example.
- Next, as shown in FIG. 6B, a first silicon nitride film (first insulating film)13 is formed on upper and side surfaces of the
gate electrodes silicon substrate 1 by the chemical vapor deposition method using a silane (SiH4) gas and an ammonia (NH3) gas to have a film thickness of 20 to 100 nm, preferably 30 to 60 nm. In this case, the film thickness of at least 30 to 40 nm is needed to be left as sidewalls formed on side walls of thegate electrodes 10 in the peripheral circuit region B in the succeeding step. - Then, as shown in FIG. 6C, an opening14 a is formed by coating
photoresist 14 on the firstsilicon nitride film 13 and then exposing/developing thephotoresist 14 to expose the peripheral circuit region B. Then, the firstsilicon nitride film 13 in the peripheral circuit region B is etched in the substantially perpendicular direction to the substrate surface via theopening 14 a by virtue of the anisotropic etching. The etching is performed by using a mixed gas of CHF3, Ar and O2, for example, as a gas seed of the etching and using actively an end point. Sometimes, CF4 is used in lieu of CHF3. - Accordingly, as shown in FIG. 6D, the first
silicon nitride film 13 is left assidewall spacers 13 s on both side surfaces of thegate electrodes 10 in the peripheral circuit region B, whereas thesilicon substrate 1 between thegate electrodes 9 is still covered with the firstsilicon nitride film 13 in the memory cell region A. - Then, the
photoresist 14 is removed, and then a silicon oxide film (not shown) of 5 nm thickness is formed on the surface of thesilicon substrate 1 in the peripheral circuit region B by the thermal oxidation method. As the condition of the thermal oxidation method, the substrate temperature of 800° C. is set in the dry oxygen atmosphere, for example. - Then, the impurity is ion-implanted into the
silicon substrate 1 in the peripheral circuit region B by using thegate electrodes 10 and thesidewall spacers 13 s in the peripheral circuit region B as a mask. Accordingly, high concentration portions are formed in the impurity diffusion layers 12 on the side of thegate electrodes 10 in the peripheral circuit region B, whereby each of the impurity diffusion layers 12 has an LDD structure. As a result, basic structures of the MOS transistors T2 can be completed in the peripheral circuit region B. - In this case, the resist mask is used on the peripheral circuit region B to introduce the p-type impurity and the n-type impurity into desired regions respectively. Also, the memory cell region A is covered with the resist mask when any impurity is implanted.
- Accordingly, in the memory cell region A, the high concentration impurity ion implantation is not performed but only the low concentration
impurity diffusion layer 11 is formed. This intends to prevent the increase in the leakage current by preventing the faults that generated in theimpurity diffusion layer 11 in the memory cell region A by the ion implantation. - After the ion implantation in the peripheral circuit region B is finished, the annealing may be additionally applied. This intends to activate the ion-implanted region and reduce the crystal defects generated by the high concentration ion implantation.
- Then, as shown in FIG. 6E, a second silicon nitride film (second insulating film)15 is grown by virtue of the chemical vapor deposition method using the SiH4 gas and the NH3 gas to have a film thickness of 2 to 100 nm, preferably 10 to 30 mm, such that the second
silicon nitride film 15 is formed to overlap with the firstsilicon nitride film 13. Thus, thesidewall spacers 13 s and the impurity diffusion layers 12 is covered with the secondsilicon nitride film 15 in the peripheral circuit region B. - The second
silicon nitride film 15 is formed to improve the SAC breakdown voltage, to be described later, in the memory cell region A and to prevent the diffusion of the impurity in the interlayer insulating film, that is formed by later steps, into thesilicon substrate 1. - In order to improve the SAC breakdown voltage by the second
silicon nitride film 15, it is preferable to increase the film thickness of the secondsilicon nitride film 15. In this case, the film thickness must be selected not to bury the spaces between thegate electrodes silicon nitride films - Accordingly, the film thickness of the second
silicon nitride film 15 is decided up to the maximum film thickness that does not bury the spaces between thegate electrodes 9. For example, if the minimum space between thegate electrodes 9 in the memory cell region A is 200 nm and the film thickness of the firstsilicon nitride film 13 is 50 nm, a remaining space between thegate electrodes 9 is 100 nm. Here, assume that fluctuation of the process occurs by 10%, the upper standard of the film thickness of the secondsilicon nitride film 15 is 45 nm, i.e., half of 90 nm. A total film thickness of the first and secondsilicon nitride films - Next, steps required to get the structure shown in FIG. 6F will be explained hereunder.
- First, a first interlayer insulating film (third insulating film)16 of 1 μm thickness, for example, is formed on the second
silicon nitride film 15 by using the chemical vapor deposition method. As the firstinterlayer insulating film 16, the insulating film such as BPSG, HDP oxide film, and others is used to bury the spaces between the gate electrodes. In the following description, the case where BPSG is used as the firstinterlayer insulating film 16 will be explained hereunder. - Then, an upper surface of the first
interlayer insulating film 16 is planarized by heating the firstinterlayer insulating film 16 to reflow or by the chemical mechanical polishing (CMP). - Then, as shown in FIG. 6G, a
window 17 a for bit-line contact andwindows 17 b for storage contact are opened in the region containing at least the memory cell region A by coating the photoresist on the firstinterlayer insulating film 16 and exposing/developing it. Thesewindows gate electrodes 9 in the memory cell region A. - Then, a bit-
line contact hole 16 a and storage contact holes 16 b are formed in the firstinterlayer insulating film 16 by etching this firstinterlayer insulating film 16 via thewindows silicon nitride film 15 below the firstinterlayer insulating film 16 can still remain, even in a small amount, by using a mixed gas of C4F8 and CH2F2, for example. In subsequence, the first and secondsilicon nitride films line contact hole 16 a and the storage contact holes 16 b are etched by using a gas system containing CHF3, for example, whereby the bit-line contact hole 16 a and the storage contact holes 16 b have a depth to reach the substrate surface. In this case, the etching condition is set such that at least the firstsilicon nitride film 13 can be left on the side walls of thegate electrodes 9 as thesidewall spacers 13 a. In some cases thesilicon nitride film 8 b on thegate electrodes 9 is also etched, but theSiON film 8 a formed under thesilicon nitride film 8 b is never exposed since the thickness of thesilicon nitride film 8 b is previously adjusted. - As described above, even when the contact holes16 a, 16 b are formed in the positions to project onto the
gate electrodes 9 because of the positional displacement of thewindows gate electrodes 9 can be avoided if the etching of the firstinterlayer insulating film 16 is set to have the selective ratio to the first and secondsilicon nitride films silicon nitride films silicon nitride film 13 is formed too thick, the width of thesidewall spacers 13 s formed on the side surfaces of thegate electrodes 10 of the MOS transistors T2 in the peripheral circuit region B is increased. Therefore, the reduction in the transistor performances such as the current driving capability is caused, or the spaces between thegate electrodes 9 in the memory cell region A are perfectly buried by the firstsilicon nitride film 13, and thus the excessively thick total film thickness is not preferable. - In such case, in the first embodiment, since the thickness of the first
silicon nitride film 13 is reduced but the thickness of the secondsilicon nitride film 15 is increased, the width of thesidewall spacers 13 s can be made small in the peripheral circuit region B and also the spaces between thegate electrodes 9 can be assured in the memory cell region A. In other words, the current driving capability of the MOS transistors T2 in the peripheral circuit region B can be increased, while improving the yield of SAC, by adjusting the total film thicknesses of the firstsilicon nitride film 13 and the secondsilicon nitride film 15 respectively. - In this manner, since the first and second
silicon nitride films silicon nitride film 13 can have the optimum film thickness as the sidewall spacers 13 b in the peripheral circuit region B, and also the total film thickness of the first and secondsilicon nitride films - Then, a contact resistance between plugs, formed in the succeeding step, and the impurity diffusion layers11 is lowered by ion-implanting the impurity into the impurity diffusion layers 11 via the contact holes 16 a, 16 b. As the impurity ion implanting condition for such contact compensation, an acceleration energy of 30 keV and a dosage of 1×1013 cm−2 of the phosphorus ion, for example, are set.
- After the
photoresist 17 on the firstinterlayer insulating film 16 is peeled off, an amorphous silicon film into which the phosphorus is doped is formed on the firstinterlayer insulating film 16 and in the contact holes 16 a, 16 b in the memory cell region A. Then, the amorphous silicon film formed on the firstinterlayer insulating film 16 is removed by the CMP method. - Accordingly, as shown in FIG. 6H, the amorphous silicon film remaining in the bit-
line contact hole 16 a is used as the bit-line contact plug 18 a, and the amorphous silicon film remaining in thestorage contact hole 16 b is used as thestorage contact plug 18 b. - Then, as shown in FIG. 6I, a second interlayer insulating film (fourth insulating film)19 is formed on the
plugs interlayer insulating film 16. In order to assure the breakdown voltage between the bit line and plugs for the storage electrode of the capacitor, that are formed by later steps, it is preferable that the high temperature oxide film, for example, should be employed as the secondinterlayer insulating film 19. - Then,
windows 20 a, 20 b are formed at least on the bit-line contact hole 16 a in the memory cell region A and the impurity diffusion layers 12 serving as the source/drain of the MOS transistors T2 in the peripheral circuit region B respectively by coatingphotoresist 20 on the secondinterlayer insulating film 19 and then exposing/developing it. - Then, as shown in FIG. 6J, a bit-line contact via
hole 19 a is formed in the memory cell region A and acontact hole 19 b is formed in the peripheral circuit region B, by etching the secondinterlayer insulating film 19 via thesewindows 20 a, 20 b and then etching the firstinterlayer insulating film 16 subsequently. - Such etching is carried out under the condition that, while using a mixed gas of C4F8 and CH2F2, for example, these films can be etched selectively to the second
silicon nitride film 15 in the peripheral circuit region B. In this case, the bit-line contact plug 18 a and the secondsilicon nitride film 15 act as the etching stopper respectively. - In addition, the second
silicon nitride film 15 is etched via thecontact hole 19 b in the peripheral circuit region B by using a gas system containing CHF3 and O2. - By the way, FIG. 6I shows the case where the bit-
line contact hole 16 a and the viahole 19 a are formed at designed positions in the memory cell region A. In some cases, as shown in FIG. 7A, thecontact hole 16 a formed between twogate electrodes 9 is deviated and displaced to thegate electrode 9 on one side while, as shown in FIG. 7B, the viahole 19 a is formed in the designed position. In this case, if the viahole 19 a and theplug 16 a are displaced relatively to expose the firstinterlayer insulating film 16 in the viahole 19 a, the viahole 19 a becomes deeper than the secondinterlayer insulating film 19. - However, since the total film thickness of the first and second
silicon nitride films silicon nitride film 15 left in the peripheral circuit region B, it is ready to leave the firstsilicon nitride film 13 under the viahole 19 a formed simultaneously in the memory cell region A after the secondsilicon nitride film 15 is etched via thecontact hole 19 b in the peripheral circuit region B. Thus, thesilicon substrate 1 can be prevented from being exposed from the viahole 19 a. - Accordingly, upon etching the second
silicon nitride film 15 in the peripheral circuit region B, such a condition can be adopted that, if the etching is performed like the over-etching to some extent, the firstsilicon nitride film 13 immediately under the bit-line contact viahole 19 a can be still left. - In this fashion, even if the first
interlayer insulating film 16 and the secondsilicon nitride film 15 are etched in forming the viahole 19 a, the surface of thesilicon substrate 1 is covered with the firstsilicon nitride film 13 thereunder. Therefore, the bit-line metal film being filled into the viahole 19 a does not contact to thesilicon substrate 1. - The III-III line sectional shape in FIG. 6H is given as shown in FIG. 8A, and the IV-IV line sectional shape in FIG. 7B is given as shown in FIG. 8B.
- After the formation of the via
hole 19 a and thecontact hole 19 b is completed, thephotoresist 20 is removed. - Then, as shown in FIG. 6K, a
metal film 21 having the multi-layered structure and a thickness of 100 to 300 nm is formed in the bit-line contact viahole 19 a in the memory cell region A and in thecontact hole 19 b in the peripheral circuit region B and on the secondinterlayer insulating film 19. Themetal film 21 employs a structure in which Ti, TiN, W, for example, are formed in sequence from the bottom. Ti is formed by the sputter method, TiN is formed by the sputtering or the chemical vapor deposition method, and W is formed by the chemical vapor deposition method. - The contact between the interface between different type metals can be stabilized at annealing the
metal film 21 at one timing of either during the formation of themetal film 21 having the multi-layered structure or after such formation, or at both timings of them. - After this, a
reflection preventing film 22 formed of SiON is formed on themetal film 21 by the chemical vapor deposition method to have a thickness of 30 to 100 nm. - In addition, a bit-line-shaped resist pattern is formed in the memory cell region A and a wiring-shaped resist pattern is formed in the peripheral circuit region B, by coating the photoresist (not shown) on the
reflection preventing film 22 and then exposing/developing it. Then, thereflection preventing film 22 and themetal film 21 are etched by using these resist patterns as a mask. Hence, as shown in FIG. 6L, themetal film 21 can be used as abit line 21 a in the memory cell region A and as awiring 21 b in the peripheral circuit region B. In some cases, thewiring 21 b in the peripheral circuit region B constitutes a part of thebit line 21 a. - Meanwhile, as shown in FIG. 7C, if the bit-line contact via
hole 19 a is formed in the firstinterlayer insulating film 16 as shown in FIG. 7B, thebit line 21 a is filled into the firstinterlayer insulating film 16. In this case, the connection of themetal film 21 to thesilicon substrate 1 is blocked by the firstsilicon nitride film 13, and thus junction leakage between theimpurity diffusion layer 11 and thebit line 21 a is in no means generated. In this event, since themetal film 21 buried in the bit-line viahole 19 a is connected to the side surface of theplug 18 a, the situation that the contacting area between thebit line 21 a and theplug 18 a is reduced is never caused. - After the
above bit line 21 a is formed, as shown in FIG. 6M, a thirdinterlayer insulating film 23 such as BPSG, etc., for covering thebit line 21 a and thewiring 21 b is formed, and then viaholes 23 a to be connected to theplug 18 b in thestorage contact hole 16 b are formed by patterning the thirdinterlayer insulating film 23. Then, plugs 24 made of phosphorus containing silicon are formed in the via holes 23 a. - Then, a fourth
interlayer insulating film 29 made of the silicon nitride film is formed to cover theplugs 24 and the thirdinterlayer insulating film 23. Then, openings are formed on theplugs 24 and their peripheral areas by patterning the fourthinterlayer insulating film 29 and an upper layer portion of the thirdinterlayer insulating film 23.Storage electrodes 25 made of silicon and connected to theplugs 24 in the openings are formed on the thirdinterlayer insulating film 23. Then, adielectric film 26 is formed on a surface of thestorage electrodes 25, and then an opposingelectrode 27 is formed on thedielectric film 26. Acapacitor 28 is composed of thestorage electrode 25, thedielectric film 26, and the opposingelectrode 27. - Meanwhile, if a position of the bit-
line contact hole 16 a and a position of viahole 19 a are displaced, thecapacitor 28 is formed as shown in FIG. 7D. - The arrangement relationship among the
impurity diffusion layer 11, thebit line 21 a, and thegate electrodes 9 in the above memory cell region A is shown in FIG. 9 as a plan view. Sectional views of the memory cell region A in FIG. 6A to FIG. 7D show the sectional shape taken along a V-V line in FIG. 9 respectively. - By the way, as shown in FIG. 1E in the column in the prior art, a diameter of the
plug 114 a must be set large in order to prevent the projection of the bit-line contact opening 116 from the upper surface of theplug 114 a. In case the diameter of theplug 114 a is large, an interval between thegate electrodes 108 a must be extended in order to assure the breakdown voltage between theplugs 114 a. - For example, as shown in FIG. 10A, assume that the necessary minimum diameter b12 of the upper surface of the plug is 0.25 μm. The overlapping of the
plugs 114 a and thegate electrodes 108 a is formed by the SAC and about 0.025 μm is needed in one side. A distance b2 required to assure the insulating breakdown voltage between theplugs 114 a is set to 0.10 μm, and a positional displacement margin of the bit contact needs 0.20 μm on both sides in the X/Y directions. In the prior art method, since the displacement of the bit-line opening (via hole) 116 from the upper surface of theplugs 114 a is never permitted, the necessary plug diameter b11 containing the positional displacement margin needs 0.25+0.20=0.45 μm. Accordingly, in the prior art method, a pitch b3 between thegate electrodes 108 a is obtained by adding the diameter of theplug 114 a and the distance required for the insulating breakdown voltage between theplugs 114 a and then subtracting the overlapping of SAC from above resultant, i.e., almost 0.45+0.10−2×0.025=0.50 μm. - In contrast, in the first embodiment, as shown in FIG. 10B, because there is no necessity to consider the positional displacement margin between the plug18 a and the via
hole 19 a, only 0.50 μm is needed as a diameter a1 of theplug 18 a. Accordingly, a pitch a3 between thegate electrodes 9 is given only by 0.25+0.10−2×0.025=0.30 μm. In this case, a distance a2 between theplugs 18 a is set to 0.50 μm similarly to that in the prior art. - Also, the distance between the bit lines needs 0.30 μm in the prior art, but needs merely 0.10 μm in the first embodiment.
- With the above, according to the semiconductor device manufacturing method of the first embodiment, it can be understood that such method can contribute to the higher integration of the semiconductor device rather than the semiconductor device manufacturing method in the prior art.
- The semiconductor device and the method of manufacturing the same set forth in Patent Application Publication (KOKAI) Hei 11-87653 also relates to the method of opening firmly the SAC window in case the pattern density is increased. However, the first embodiment of the present invention differs from the prior art in that firstly the opening of the bit-line via holes is performed simultaneously in the peripheral circuit region and the memory cell region and secondly the opening of the bit-line contact hole in the memory cell region is advantageous in the situation that the positional displacement from the upper surface of the plugs is caused.
- The
bit line 21 a in the memory cell region A shown in FIGS. 6K and 6L is connected directly to theplug 18 a via the viahole 19 a in the secondinterlayer insulating film 19, and thewiring 21 b in the peripheral circuit region B is connected directly to theimpurity diffusion layer 12 via thecontact hole 19 b in the secondinterlayer insulating film 19. But these line structures are not limited to the above structure. - For example, as shown in FIGS. 11A and 11B, after the via
hole 19 a and thecontact hole 19 b are formed in the secondinterlayer insulating film 19, there may be adopted steps of forming the viahole 19 a and thecontact hole 19 a and forming thebit line 21 a in the memory cell region A and thewiring 21 b in the peripheral circuit region B. Thebit line 21 a and thewiring 21 b are formed by the steps of forming a triple-layeredmetal film 30 of titanium, titanium nitride and tungsten in the viahole 19 a and thecontact hole 19 b and on the secondinterlayer insulating film 19, polishing the triple-layeredmetal film 30 by virtue of the CMP method to remove from the upper surface of the secondinterlayer insulating film 19 and to leave only in the viahole 19 a and thecontact hole 19 b as theplugs reflection preventing film 22 on theseplugs interlayer insulating film 19, and patterning the multi-layered metal film and the SiDNreflection preventing film 22 by virtue of the photolithography method. - Then, in the case that the bit-
line contact hole 16 a is formed to displace to thegate electrode 9 as shown in FIG. 7B and also the viahole 19 a is formed on the firstinterlayer insulating film 16 and in the secondsilicon nitride film 15 to project from the upper surface of the plug in thecontact hole 16 a, the contact of theplugs hole 19 a to the impurity diffusion layers 11 can be cut off by the firstsilicon nitride film 13, as shown in FIG. 11C. - (Second Embodiment)
- FIGS. 12A to12D and FIGS. 13A to 13C are sectional views showing semiconductor device manufacturing steps according to a second embodiment of the present invention. In FIGS. 12A to 12D and FIGS. 13A to 13C, the same references as those in FIG. 6A denote the same elements.
- First, steps required to get the structure shown in FIG. 12A will be explained.
- In FIG. 12A, the
gate electrodes silicon substrate 1 via thegate oxide film 5 by the similar steps to those shown in FIG. 6A in the first embodiment. Aprotection insulating film 8 consisting of theSiON film 8 a and thesilicon nitride film 8 b is formed on thegate electrodes gate electrodes 9 in the memory cell region A and on both sides of thegate electrodes - The impurity diffusion layers12 in the peripheral circuit region B have an LDD structure by the later impurity ion implantation.
- Under such condition, the first silicon nitride film for covering the
gate electrodes silicon substrate 1 is formed, and then the silicon nitride film is left only on the side walls of thegate electrodes sidewalls - After this, a second
silicon nitride film 72 of 60 nm thickness, for example, is formed on theprotection insulating film 8, thesidewalls silicon substrate 1 by the CVD method. Then, a firstinterlayer insulating film 73 made of PBSG is formed on the secondsilicon nitride film 72 to have a thickness of 500 nm, for example. Then, a surface of the firstinterlayer insulating film 73 is planarized by heating to reflow or by polishing by means of the CMP method. - Next, steps required to get the structure shown in FIG. 12B will be explained hereunder.
- First, contact holes73 a, 73 b are formed over the impurity diffusion layers 11 existing in the memory cell region A by patterning the first
interlayer insulating film 73 by using the photolithography method. The etching in such patterning is carried out by using a mixed gas containing C4F8 and CH2F2, and the secondsilicon nitride film 72 acts as the etching stopper. Then, the secondsilicon nitride film 72 under the contact holes 73 a, 73 b is etched. Such etching is carried out by using a mixed gas containing CHF3 and O2. - In addition, a phosphorus containing polysilicon film is formed in the contact holes73 a, 73 b and on the first
interlayer insulating film 73, and then the polysilicon film is removed from the upper surface of the firstinterlayer insulating film 73 by polishing the polysilicon film by virtue of the CMP method. - Accordingly, the polysilicon film that is left in the
contact hole 73 a in the center of the active region is used as the bit-line contact plug 74 a, while the polysilicon film that is left in thecontact hole 73 b in the active region is used as thestorage contact plug 74 b. - Then, a high temperature oxide film is formed as a second
interlayer insulating film 75 on theplugs interlayer insulating film 73. - Then, as shown in FIG. 12B, a
hole 75 a is formed on the bit-line contact plug 74 a by patterning the secondinterlayer insulating film 75 in the memory cell region A by means of the photolithography method, and at the same time acontact hole 75 b is formed on theimpurity diffusion layer 12 by patterning the first and secondinterlayer insulating films silicon nitride film 72 in the peripheral circuit region B. In such patterning, the mixed gas containing C4F8 and CH2F2 is used as the etching gas of the first and secondinterlayer insulating films silicon nitride film 72. - As shown in FIG. 13A, if the bit-
line contact hole 73 a formed between thegate electrodes 9 in the memory cell region A is displaced to thegate electrode 9 on one side but theoverlying hole 75 a is formed in the normal position during these steps, a clearance is formed between thehole 75 a and theplug 74 a formed in thehole 73 a. - In this case, because the
hole 75 a is also formed in the secondsilicon nitride film 72, the underlyingimpurity diffusion layer 11 is exposed. - Therefore, as shown in FIG. 13B, after the bit-
line contact hole 75 a and thecontact hole 75 b are formed in the secondinterlayer insulating film 75, etc., a thirdsilicon nitride film 76 is formed on the secondinterlayer insulating film 75 and in thehole 75 a and thecontact hole 75 b to have such a thickness that can bury thehole 75 a on the side of theplug 74 a, e.g., half thickness of the secondsilicon nitride film 72, if the bit-line contact hole 75 a is projected from the side of theplug 74 a. Then, the thirdsilicon nitride film 76 is removed from the upper surfaces of the secondinterlayer insulating film 75 and theplug 74 a and the inner surface of thecontact hole 75 b by etching-back the thirdsilicon nitride film 76, but is left only on the side portions of theplug 74 a in thehole 75 a. Since the portion formed on the side portions of theplug 74 a in thehole 75 a is extremely narrow, it is easy to leave selectively the thirdsilicon nitride film 76 at least on the bottom portion of thehole 75 a under the condition that the thirdsilicon nitride film 76 on theplug 74 a is removed. - In this case, as shown in FIG. 12C, in case the position of the bit-
line contact hole 73 a coincides with the position of thehole 75 a, the thirdsilicon nitride film 76 in the bit-line contact hole 73 a and thecontact hole 75 b in the peripheral circuit region B is removed by the etching-back. - After the third
silicon nitride film 76 is etched back, such thirdsilicon nitride film 76 is left on the side walls of thecontact hole 75 b in the peripheral circuit region B to thus reduce a diameter of the hole correspondingly. Therefore, the diameter of thecontact hole 75 b must be expanded previously by the film thickness of the thirdsilicon nitride film 76. - Then, as shown in FIG. 12D, a bit line77 a is formed on the second
interlayer insulating film 75 in the memory cell region A such that the bit line 77 a is connected to theplug 74 a via thehole 75 a, whereas awiring 77 b is formed on the secondinterlayer insulating film 75 in the peripheral circuit region B such that thewiring 77 b is connected to theimpurity diffusion layer 12 via thecontact hole 75 b. - As explained in the first embodiment, the bit line77 a and the
wiring 77 b may be connected to the underlying plug via a metal plug (not shown) formed in thehole 75 a, otherwise thewiring 77 b may be connected to theimpurity diffusion layer 12 via a metal plug (not shown) formed in thecontact hole 75 b. - In the meanwhile, as shown in FIG. 13C, even if the
hole 75 a is formed up to the side of theplug 73 a because the bit-line contact plug 73 a and theoverlying hole 75 a are displaced relatively, contact of the metal in thehole 75 a to theimpurity diffusion layer 11 can be disconnected by the underlying thirdsilicon nitride film 76. Therefore, the increase in the leakage current due to diffusion of the metal into theimpurity diffusion layer 11 can be prevented. - As described above, after the bit line77 a and the
wiring 77 b are formed, the capacitor connected to thestorage contact plug 74 b is formed via the similar steps to those in the first embodiment, but its details will be omitted. - According to above steps, if the silicon nitride film formed on the
silicon substrate 1 is etched in the peripheral circuit region B, the mask for covering the memory cell region A is not needed and thus the steps can be reduced. - In this case, the third
silicon nitride film 75 may be left only in thehole 75 a on the side of theplug 73 a by patterning the thirdsilicon nitride film 75 using the photoresist as a mask. - (Third Embodiment)
- FIGS. 14A to14G are sectional views showing semiconductor device manufacturing steps according to a third embodiment of the present invention.
- First, steps required to get the structure shown in FIG. 14A will be explained hereunder.
- Like the first embodiment, the memory cell region A and the peripheral circuit region B are present on an n-type silicon substrate (semiconductor substrate)31, and a device
isolation insulating film 32 having the STI structure is formed in these regions A, B of thesilicon substrate 31. Here, the device isolation method such as LOCOS and others may be employed instead of the STI structure. - After such device
isolation insulating film 32 is formed,wells - Then, a
gate oxide film 35 is formed by thermally oxidizing the surface of thesilicon substrate 31 in the active region. - In addition, a
polysilicon layer 36 of 80 nm thickness and atungsten silicide layer 37 of 100 nm thickness are formed in sequence on thegate oxide film 35, and then aprotection insulating film 38 is formed on thetungsten silicide layer 37. The silicon oxide (SiO2) film of 132 nm thickness is employed as theprotection insulating film 38. - Then, the
polysilicon layer 36, thetungsten silicide layer 37, and theprotection insulating film 38 are patterned into the gate electrode profile and the wiring profile by the photolithography method. This patterning is performed by using the reflection preventing film, e.g., BARC (Bottom-Anti-Reflective-Coating), etc. - Therefore, a plurality of
gate electrodes 39 consisting of asilicon layer 36 and asilicide layer 37 respectively and used commonly as the word line is formed in the memory cell region A, while a plurality ofgate electrodes 40 consisting of thesilicon layer 36 and thesuicide layer 37 respectively are formed in the peripheral circuit region B. At the same time, afirst layer wiring 40 a passing through over the deviceisolation insulating film 32 is also formed in the peripheral circuit region B. Thefirst layer wiring 40 a may have a structure that extends thegate electrode 40 to the deviceisolation insulating film 32. - Further, an n-type
impurity diffusion layer 41 is formed on both sides of thegate electrodes 39 by implanting selectively the n-type impurity ion into the memory cell region A of thesilicon substrate 31 while using a resist mask (not shown) in which the memory cell region A is opened. A basic MOS transistor T1l consists of the n-typeimpurity diffusion layer 41 and thegate electrode 39 in the memory cell region A. Then, low concentration portions of impurity diffusion layers 42 serving as the source/drain are formed on both sides of thegate electrodes 40 by implanting selectively the impurity ion into the peripheral circuit region B of thesilicon substrate 31 while using a resist mask (not shown) in which the peripheral circuit region B is opened. - Then, as shown in FIG. 14B, a
silicon nitride film 43 of 20 to 100 nm thickness, e.g., 60 nm thickness is formed by the chemical vapor deposition method using a silane (SiH4) gas and an ammonia (NH3) gas to cover upper surfaces and side surfaces of thegate electrodes silicon substrate 31. - In addition, an opening44 a to expose the peripheral circuit region B is formed by coating
photoresist 44 on thesilicon nitride film 43 and then exposing/developing it. Then, thesilicon nitride film 43 in the peripheral circuit region B is etched via theopening 44 a in the substantially perpendicular direction to the surface of the substrate by virtue of the anisotropic etching. In this etching, the gas seed similar to the first embodiment is employed. - Accordingly, as shown in FIGS.14C, the
silicon nitride film 43 is left assidewall spacers 43 s on side surfaces of thegate electrodes 40 and thewiring 40 a in the peripheral circuit region B, while thesilicon substrate 31 between thegate electrodes 39 is still covered with thesilicon nitride film 43 in the memory cell region A. - After the
photoresist 44 is removed, the silicon oxide film (not shown) is formed in the peripheral circuit region B on the surface of thesilicon substrate 31 by the thermal oxidation method. - Then, the impurity is ion-implanted into the peripheral circuit region B of the
silicon substrate 31 by using thegate electrodes 40 and thesidewall spacers 43s in the peripheral circuit region B as a mask. Accordingly, high concentration portions are formed in the impurity diffusion layers 42 on both sides of thegate electrodes 40 in the peripheral circuit region B, whereby the impurity diffusion layers 42 have the LDD structure respectively. Then, the basic structure of the MOS transistor T12 is completed in the peripheral circuit region B. - In this case, the resist masks are used in the peripheral circuit region B to introduce the p-type impurity and the n-type impurity into desired areas respectively, but the memory cell region A is covered with the resist mask when any impurity is injected.
- Then, steps required to get the structure shown in FIG. 14D will be explained.
- First, a first
interlayer insulating film 46 made of BPSG is formed on thesilicon nitride film 43 in the memory cell region A and theprotection insulating film 38, thesidewalls 43 s and thesilicon substrate 31 in the peripheral circuit region B by using the chemical vapor deposition method to have a thickness of 500 nm, for example. - Next, an upper surface of the first
interlayer insulating film 46 is made flat by heating the firstinterlayer insulating film 46 to reflow or by the chemical mechanical polishing (CMP). - Then, like the first embodiment, a bit-
line contact hole 46 a and astorage contact hole 46 b are formed in the firstinterlayer insulating film 46 by anisotropic-etching the firstinterlayer insulating film 46 by using the self-align method. In this etching, the condition such that the underlyingsilicon nitride film 43 can be left even a little amount by using the mixed gas of C4F8 and CH2F2, for example, is set. Subsequently, thesilicon nitride film 43 that appears under the bit-line contact hole 46 a and thestorage contact hole 46 b is etched by using the gas system containing CHF3, for example, whereby the bit-line contact hole 46 a and thestorage contact hole 46 b can have depths to reach the surface of thesilicon substrate 1. In this case, the etching condition is set to leave thesilicon nitride film 43 on the side walls of thegate electrode 39 assidewall spacers 43 a. Also, because thesilicon nitride film 43 on thegate electrodes 39 is selectively etched to the underlying SiO2protection insulating film 38, thesilicon nitride film 43 is never exposed. - Then, steps required to get the structure shown in FIG. 14E will be explained.
- The polysilicon film is filled into the contact holes46 a, 46 b in the memory cell region A by growing the phosphorus-doped polysilicon film up to a thickness of 200 nm. Then, the polysilicon film formed on the first
interlayer insulating film 46 is removed by the CMP method. - Accordingly, the polysilicon film being left in the bit-
line contact hole 46 a is used as the bit-line contact plug 48 a, while the polysilicon film being left in thestorage contact hole 46 b is used as the storage electrode contact plug 48 b. - Then, a second
interlayer insulating film 49 of 90 nm thickness is formed on theplugs interlayer insulating film 46. It is preferable that the high temperature oxide film (SiO2 film), for example, should be used as the secondinterlayer insulating film 49. - In addition,
windows line plug 48 a in the memory cell region A, oneimpurity diffusion layer 42 of the MOS transistor T12 in the peripheral circuit region B, and thewiring 40 a formed on the deviceisolation insulating film 32 respectively, by coatingphotoresist 50 on the secondinterlayer insulating film 49 and then exposing/developing it. - Then, by etching the second
interlayer insulating film 49 and then etching the firstinterlayer insulating film 46 and theprotection insulating film 38 via thesewindows 50 a to 50 c, a bit-line contact viahole 49 a is formed in the memory cell region A, acontact hole 49 b is formed in theimpurity diffusion layer 42 in the peripheral circuit region B, and a viahole 49 c is formed in thefirst layer wiring 40 a in the peripheral circuit region B. - Then, the
photoresist 50 is removed, then a Ti film of 40 nm thickness, a TiN film of 50 nm thickness, and a W film of 100 nm thickness are formed sequentially in theholes 49 a to 49 c and on the secondinterlayer insulating film 49 by the sputter method or the chemical vapor deposition method, and then these films are patterned by the photolithography method. According to the patterning of the metal film, as shown in FIG. 14F, abit line 51 a connected to theplug 48 a via the viahole 49 a is formed in the memory cell region A, and a second layer first wiring 51 b connected to thefirst layer wiring 40 a via the viahole 49 c and a second layersecond wiring 51 c connected to theimpurity diffusion layer 42 via thecontact hole 49 b are formed in the peripheral circuit region B. The second layer wirings 51 b, 51 c may be formed to constitute a part of the bit line, for example. - As described in the first embodiment, after metal plugs (not shown) are filled into the via
hole 49 a, thecontact hole 49 b, and the viahole 49 c respectively, connection between thebit line 51 a and theplug 48 a, connection between thefirst layer wiring 40 a and thefirst wiring 51 b, and connection between theimpurity diffusion layer 42 and the second wiring may be performed via the metal plugs respectively. - Then, steps required to get the structure shown in FIG. 14G will be explained hereunder.
- First, a third
interlayer insulating film 53 made of BPSG, SiO2, etc. and having a thickness of 800 nm is formed on thebit line 51 a in the memory cell region A and the second layer wirings 51 b, 51 c and the secondinterlayer insulating film 49 in the peripheral circuit region B by the chemical vapor deposition method. Then, a surface of the thirdinterlayer insulating film 53 is planarized by the CMP method. Then, a silicon nitride film of 50 nm thickness is formed as a fourthinterlayer insulating film 54 on the thirdinterlayer insulating film 53. - Subsequently, the capacitor should be formed in the memory cell region A. Here, a dual-side cylinder-type capacitor employing tantalum oxide (TaO) as the dielectric film will be explained as an example.
- First, a via
hole 53 a connected to thestorage contact plug 48 b in the memory cell region A is formed by patterning the thirdinterlayer insulating film 53 and the fourthinterlayer insulating film 54 by virtue of the photolithography method. Then, an impurity-containing polysilicon film of 200 nm thickness is formed in the viahole 53 a and on the fourthinterlayer insulating film 54 and then is removed from the upper surface of the fourthinterlayer insulating film 54 by polishing this polysilicon film by means of the CMP method. Then, the polysilicon film left in the viahole 53 a is used as aplug 55. - Then, an insulating film (not shown) made of SiO2 or BPSG is formed on the fourth
interlayer insulating film 54 and theplug 55 to have a thickness of 1.2 μm, and then a surface of the insulating film is planarized by the CMP method. In addition, an opening is formed in the capacitor region containing theplug 55 by patterning the insulating film, the fourthinterlayer insulating film 54, and the upper layer portion of the thirdinterlayer insulating film 53 by virtue of the photolithography method. - Then, an undoped or low impurity concentration amorphous silicon film is formed along the upper surface of the insulating film and the inner surface of the opening, and then a portion surrounded by the amorphous silicon film in the opening is buried by the resist. Then, the amorphous silicon film is removed from the upper surface of the insulating film by the CMP method. Accordingly, the amorphous silicon film being left in the opening is formed as a cylinder shape with a bottom.
- Then, an inner peripheral surface and an outer peripheral surface of the cylindrical amorphous silicon film are exposed by removing the insulating film (not shown) on the fourth
interlayer insulating film 54 by a hydrofluoric acid solution. Then, an HSG (Hemispherical Grained Silicon) film having an uneven surface is formed on the surface of the amorphous silicon film by heating the amorphous silicon film at 560° C., for example, in the low pressure atmosphere containing the silane gas and then annealing it at 560° C. after the pressure in the low pressure atmosphere is reduced. Then, the impurity is doped into the amorphous silicon film and the HSG film to reduce their resistances, and these films are used as astorage electrode 56. - After this, a
dielectric film 57 made of tantalum oxide (Ta2O5) and having a thickness of 8 nm is formed on a surface of thestorage electrode 56 by the chemical vapor deposition method. In order to improve the capacitor characteristics, thesilicon storage electrode 56 is nitrided up to a depth of about 2 nm from the surface by the RTN (Rapid Thermal Nitriding) process before the formation of thedielectric film 57, and then the thermal oxidation process, the oxygen plasma annealing, or the like at about 800° C. is performed after the formation of thedielectric film 57. - Then, a titanium nitride film of 50 nm thickness and a doped polysilicon film of 100 nm thickness are formed in sequence on the
dielectric film 57, and then these films are used as an opposing electrode 58 by patterning them. - With the above, the formation of the
capacitor 59 is completed. - Then, an SiO2 film of about 2.1 μm thickness is formed as a fifth
interlayer insulating film 60 to cover thecapacitor 59, and then a surface of the fifthinterlayer insulating film 60 is planarized by the CMP method. - Next, contact holes (not shown) are formed in the
bit line 51 a and the opposing electrode 58 of the capacitor in the memory cell region A and a part of the second layer wirings 51 b, 51 c in the peripheral circuit region B, then plugs having a Ti/TiN/W triple-layered structure are filled into the contact holes, and thenupper wirings interlayer insulating film 60. - FIG. 14A to FIG. 14G show the sectional shape of the memory cell region A viewed along a XII-XII line in FIG. 15A and the sectional shape of the peripheral circuit region B viewed along a XIII-XIII line in FIG. 15B.
- According to above steps, the silicon oxide film is formed as the
protection insulating film 38 on thegate electrodes first layer wiring 40 a, and then thesilicon nitride film 43 covering thegate electrodes silicon substrate 31 is left as it is in the memory cell region A without the etching, but is etched to be left as the sidewalls 38 s in the peripheral circuit region B. - Therefore, since the
protection insulating film 38 on the electrode can be etched successively upon forming the hole by etching the secondinterlayer insulating film 49 and the firstinterlayer insulating film 46, thehole 49 c for connecting thesecond layer wiring 51 b and thefirst layer wiring 40 a, thehole 49 b connected to theimpurity diffusion layer 42, and thehole 49 a connected to the bit line plug can be formed simultaneously in the peripheral circuit region B, whereby throughput of the hole formation can be improved. - In addition, since connecting portions of the
first layer wiring 40 a and thesecond layer wiring 51 b can be stacked, arrangement of the wirings can be designed freely. Furthermore, since there is no necessity to connect thefirst layer wiring 40 a and thesecond layer wiring 51 b by theupper wirings 61 b unlike the prior art, the density of theupper wirings 61 b can be increased. As a result, the increase of the chips can be prevented. - By the way, an example in which four type holes are opened simultaneously in the peripheral circuit region is set forth in Patent Application Publication (KOKAI) Hei 9-205185. According to this reference, the holes that bring the bit lines into contact with the silicon substrate are needed in the memory cell region. In this case, if it is tried to open simultaneously such holes and four type holes in the peripheral circuit region, the etching applied to form the bit line connection hole becomes difficult since the silicon nitride film is present on the silicon substrate in the memory cell region. Even if such etching can be applied, no alignment margin between the bit line connection hole and the gate electrodes is present. Thus, if the bit line connection hole and the gate electrodes are displaced, the silicon nitride film on the gate electrode is also etched, and in the worst case the gate electrodes are exposed. If the gate electrodes are exposed, the short circuit between the gate electrodes and the bit line occurs.
- On the contrary, in the present invention, since the bit line and the silicon substrate are connected via the polysilicon plugs in the memory cell region, the hole etching can be performed in the situation that the silicon nitride film is not provided. Accordingly, as shown in FIG. 14C, the
holes - As described above, according to the present invention, the first insulating film is formed on the gate electrodes and the semiconductor substrate in the first region and the second region, the first insulating film is left as the sidewalls on the side surfaces of the gate electrodes by etching back it in the second region, the second insulating film formed of the same material as the first insulating film is formed in the first region and the second region, the third insulating film that can be etched selectively to the second insulating film is formed on the second insulating film, the first holes to expose the semiconductor substrate are formed by etching the first, second, and third insulating films between the gate electrodes in the first region, the impurity containing semiconductor plugs are formed in the first holes, the fourth insulating film to cover the plugs and the third insulating film is formed, the second holes are formed on the plugs by patterning the fourth insulating film in the first region and at the same time the third hole connected the impurity diffusion layer in the second region is formed by patterning the fourth insulating film to the second insulating film.
- According to this, since the underlying first insulating film still remains even when the second hole is formed to protrude partially from the plugs in the first region, the semiconductor substrate is never exposed from the second hole because of the presence of the first insulating film. Thus, the metal film formed in the second hole can be prevented from contacting to the semiconductor substrate.
- Also, according to another invention, in the case that the first holes that are formed in the underlying insulating film between the gate electrodes in the first region are formed to deviate to the gate electrodes on one side and the second hole that is formed in the overlying insulating film covering the plugs in the first holes is displaced from the first holes and has a depth reaching the impurity diffusion layer on the semiconductor substrate, the burying insulating film is formed selectively on the portions being projected from the plugs in the second hole.
- According to this, the connection between the metal film formed in the second hole and the semiconductor substrate can be prevented by the burying insulating film.
- Also, according to still another invention, there are provided steps of forming the first insulating film on the gate electrodes in the first region and the second region and on the first layer wiring in the second region respectively, forming the second insulating film on the gate electrodes, the first layer wiring and the semiconductor substrate, leaving the second insulating film on the side surfaces of the gate electrodes and the sides surfaces of the first layer wiring in the second region by etching back the second insulating film in the second region and also leaving the second insulating film in the entire first region, forming the third insulating film that can be etched under the same condition as the first insulating film in the first region and the second region respectively, forming the holes between the gate electrodes by patterning the third insulating film and the second insulating film in the first region, forming the plugs in the holes, and then forming the fourth insulating film on the plugs and the third insulating film.
- According to this, the holes can be simultaneously formed on the plugs in the first region and on the gate electrodes and the first layer wiring in the second region respectively without change of the etchant by patterning the fourth insulating film and the underlying second and third insulating films. Therefore, throughput of the hole formation can be improved.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/076,344 US6475858B2 (en) | 2000-03-31 | 2002-02-19 | Method of manufacturing semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000100127A JP3957945B2 (en) | 2000-03-31 | 2000-03-31 | Semiconductor device and manufacturing method thereof |
JP2000-100127 | 2000-03-31 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/076,344 Continuation US6475858B2 (en) | 2000-03-31 | 2002-02-19 | Method of manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020030209A1 true US20020030209A1 (en) | 2002-03-14 |
US6384441B1 US6384441B1 (en) | 2002-05-07 |
Family
ID=18614375
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/730,761 Expired - Lifetime US6384441B1 (en) | 2000-03-31 | 2000-12-07 | Semiconductor device and method of manufacturing the same |
US10/076,344 Expired - Lifetime US6475858B2 (en) | 2000-03-31 | 2002-02-19 | Method of manufacturing semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/076,344 Expired - Lifetime US6475858B2 (en) | 2000-03-31 | 2002-02-19 | Method of manufacturing semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (2) | US6384441B1 (en) |
JP (1) | JP3957945B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070072310A1 (en) * | 2005-09-28 | 2007-03-29 | Yoshinori Kumura | Semiconductor device and method of manufacturing the same |
US20080057694A1 (en) * | 2006-09-06 | 2008-03-06 | Hynix Semiconductor Inc. | Method for manufacturing semiconductor device |
US20130052788A1 (en) * | 2009-05-11 | 2013-02-28 | Hynix Semiconductor Inc. | Semiconductor device having a reduced bit line parasitic capacitance and method for manufacturing the same |
US20190013321A1 (en) * | 2017-07-07 | 2019-01-10 | United Microelectronics Corp. | Method of forming semiconductor memory device |
CN111564412A (en) * | 2019-02-14 | 2020-08-21 | 力源半导体股份有限公司 | Trench power transistor and method for fabricating the same |
US11004795B2 (en) * | 2015-12-17 | 2021-05-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and manufacturing method thereof |
CN113540089A (en) * | 2020-04-21 | 2021-10-22 | 华邦电子股份有限公司 | Semiconductor device and method for manufacturing the same |
US11271042B2 (en) * | 2018-03-16 | 2022-03-08 | Intel Corporation | Via resistance reduction |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4335490B2 (en) * | 2000-04-14 | 2009-09-30 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7271489B2 (en) * | 2003-10-15 | 2007-09-18 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
TW548832B (en) * | 2001-03-08 | 2003-08-21 | Hitachi Ltd | Method of producing semiconductor integrated circuit device and semiconductor integrated circuit device |
KR100426811B1 (en) * | 2001-07-12 | 2004-04-08 | 삼성전자주식회사 | Semiconductor device having SAC and Fabrication Method thereof |
FR2832854B1 (en) * | 2001-11-28 | 2004-03-12 | St Microelectronics Sa | MANUFACTURE OF DRAM MEMORY AND MOS TRANSISTOR |
KR100475272B1 (en) * | 2002-06-29 | 2005-03-10 | 주식회사 하이닉스반도체 | Manufacturing Method of Semiconductor Device |
US6878612B2 (en) | 2002-09-16 | 2005-04-12 | Oki Electric Industry Co., Ltd. | Self-aligned contact process for semiconductor device |
TW584923B (en) * | 2003-04-10 | 2004-04-21 | Nanya Technology Corp | Bit line contact and method for forming the same |
US7279379B2 (en) * | 2004-04-26 | 2007-10-09 | Micron Technology, Inc. | Methods of forming memory arrays; and methods of forming contacts to bitlines |
JP2006245578A (en) * | 2005-02-28 | 2006-09-14 | Hynix Semiconductor Inc | Manufacturing method of semiconductor device |
JP2006278641A (en) * | 2005-03-29 | 2006-10-12 | Elpida Memory Inc | Method for manufacturing semiconductor device |
JP2008010483A (en) * | 2006-06-27 | 2008-01-17 | Toshiba Corp | Semiconductor device, and its fabrication process |
KR100822806B1 (en) * | 2006-10-20 | 2008-04-18 | 삼성전자주식회사 | Nonvolatile memory device and method for forming thereor |
JP5581005B2 (en) | 2008-12-26 | 2014-08-27 | 株式会社東芝 | Manufacturing method of semiconductor device |
KR20120086637A (en) * | 2011-01-26 | 2012-08-03 | 에스케이하이닉스 주식회사 | Semiconductor device and method for manufacturing the same |
JP5923334B2 (en) * | 2012-02-22 | 2016-05-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02219264A (en) * | 1989-02-20 | 1990-08-31 | Matsushita Electric Ind Co Ltd | Dram cell and its manufacture |
JPH0824169B2 (en) * | 1989-05-10 | 1996-03-06 | 富士通株式会社 | Method for manufacturing semiconductor memory device |
JPH09205185A (en) | 1996-01-26 | 1997-08-05 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
JP3689963B2 (en) * | 1996-02-02 | 2005-08-31 | ソニー株式会社 | Semiconductor device connection hole and method for forming the same, wiring structure of semiconductor device, and semiconductor device |
JPH1079491A (en) | 1996-07-10 | 1998-03-24 | Fujitsu Ltd | Semiconductor device and its manufacture |
JPH1187653A (en) | 1997-09-09 | 1999-03-30 | Fujitsu Ltd | Semiconductor device and its manufacture |
JP3697044B2 (en) * | 1997-12-19 | 2005-09-21 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device and manufacturing method thereof |
KR100276390B1 (en) * | 1998-08-10 | 2000-12-15 | 윤종용 | Semiconductor memory device and method of fabricating the same |
JP2001077209A (en) * | 1999-07-08 | 2001-03-23 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JP3953715B2 (en) * | 2000-07-31 | 2007-08-08 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
-
2000
- 2000-03-31 JP JP2000100127A patent/JP3957945B2/en not_active Expired - Lifetime
- 2000-12-07 US US09/730,761 patent/US6384441B1/en not_active Expired - Lifetime
-
2002
- 2002-02-19 US US10/076,344 patent/US6475858B2/en not_active Expired - Lifetime
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070072310A1 (en) * | 2005-09-28 | 2007-03-29 | Yoshinori Kumura | Semiconductor device and method of manufacturing the same |
US20080057694A1 (en) * | 2006-09-06 | 2008-03-06 | Hynix Semiconductor Inc. | Method for manufacturing semiconductor device |
US20130052788A1 (en) * | 2009-05-11 | 2013-02-28 | Hynix Semiconductor Inc. | Semiconductor device having a reduced bit line parasitic capacitance and method for manufacturing the same |
US8679965B2 (en) * | 2009-05-11 | 2014-03-25 | SK Hynix Inc. | Semiconductor device having a reduced bit line parasitic capacitance and method for manufacturing the same |
US11004795B2 (en) * | 2015-12-17 | 2021-05-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and manufacturing method thereof |
US20190013321A1 (en) * | 2017-07-07 | 2019-01-10 | United Microelectronics Corp. | Method of forming semiconductor memory device |
US10490555B2 (en) * | 2017-07-07 | 2019-11-26 | United Microelectronics Corp. | Method of forming semiconductor memory device |
US11271042B2 (en) * | 2018-03-16 | 2022-03-08 | Intel Corporation | Via resistance reduction |
CN111564412A (en) * | 2019-02-14 | 2020-08-21 | 力源半导体股份有限公司 | Trench power transistor and method for fabricating the same |
CN113540089A (en) * | 2020-04-21 | 2021-10-22 | 华邦电子股份有限公司 | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US6384441B1 (en) | 2002-05-07 |
JP2001284553A (en) | 2001-10-12 |
US20020100980A1 (en) | 2002-08-01 |
US6475858B2 (en) | 2002-11-05 |
JP3957945B2 (en) | 2007-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6384441B1 (en) | Semiconductor device and method of manufacturing the same | |
US5792687A (en) | Method for fabricating high density integrated circuits using oxide and polysilicon spacers | |
US7192862B2 (en) | Semiconductor device and method of manufacturing the same | |
US7411257B2 (en) | Semiconductor device having guard ring and manufacturing method thereof | |
US6285045B1 (en) | Semiconductor device with self-aligned contact and its manufacture | |
US5663092A (en) | Methods of fabricating a transistor cell with a high aspect ratio buried contact | |
US6764893B2 (en) | Method for reducing a parasitic capacitance of a semiconductive memory cell using metal mask for sidewall formation | |
US20030162353A1 (en) | Method for fabricating semiconductor device, and semiconductor device, having storage node contact plugs | |
US20030068857A1 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
KR19980079696A (en) | Semiconductor device and manufacturing method thereof | |
US6037211A (en) | Method of fabricating contact holes in high density integrated circuits using polysilicon landing plug and self-aligned etching processes | |
US5025295A (en) | Three-dimensional one-dimensional cell arrangement for dynamic semiconductor memories and method for the manufacture of a bit line contact | |
US20020024093A1 (en) | Semiconductor device with self-aligned contact structure employing dual spacers and method of manufacturing the same | |
US5792680A (en) | Method of forming a low cost DRAM cell with self aligned twin tub CMOS devices and a pillar shaped capacitor | |
US6333233B1 (en) | Semiconductor device with self-aligned contact and its manufacture | |
US5998249A (en) | Static random access memory design and fabrication process featuring dual self-aligned contact structures | |
US6414375B1 (en) | Semiconductor device with metal silicide film on partial area of substrate surface and its manufacture method | |
US20020096711A1 (en) | Integrated circuit devices providing improved short prevention and methods of fabricating the same | |
US5536673A (en) | Method for making dynamic random access memory (DRAM) cells having large capacitor electrode plates for increased capacitance | |
JP2850833B2 (en) | Method for manufacturing semiconductor device | |
US20040067616A1 (en) | Method of manufacturing semiconductor device | |
JP4529024B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100268422B1 (en) | Contact pad of semiconductor device and method of forming the same | |
US20030215997A1 (en) | Method of manufacturing semiconductor device | |
US20040067653A1 (en) | Method of forming contact hole |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGIYAMA, KEICHI;HOSODA, YUKIO;IKEMASU, SHINICHIROH;REEL/FRAME:011346/0690 Effective date: 20001115 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0876 Effective date: 20081104 Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0876 Effective date: 20081104 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024804/0269 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SOCIONEXT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035507/0706 Effective date: 20150302 |