US20020030188A1 - Thin film semiconductor device having a buffer layer - Google Patents
Thin film semiconductor device having a buffer layer Download PDFInfo
- Publication number
- US20020030188A1 US20020030188A1 US08/730,015 US73001596A US2002030188A1 US 20020030188 A1 US20020030188 A1 US 20020030188A1 US 73001596 A US73001596 A US 73001596A US 2002030188 A1 US2002030188 A1 US 2002030188A1
- Authority
- US
- United States
- Prior art keywords
- thin film
- buffer layer
- semiconductor device
- film transistor
- glass substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 115
- 239000004065 semiconductor Substances 0.000 title claims abstract description 48
- 239000000758 substrate Substances 0.000 claims abstract description 65
- 239000011521 glass Substances 0.000 claims abstract description 57
- 239000010408 film Substances 0.000 claims abstract description 46
- 229910052783 alkali metal Inorganic materials 0.000 claims abstract description 25
- 150000001340 alkali metals Chemical class 0.000 claims abstract description 25
- 230000005684 electric field Effects 0.000 claims abstract description 21
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 18
- 238000011109 contamination Methods 0.000 claims abstract description 13
- 229910001413 alkali metal ion Inorganic materials 0.000 claims abstract description 7
- 239000012535 impurity Substances 0.000 claims description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 46
- 239000004973 liquid crystal related substance Substances 0.000 description 9
- 239000011734 sodium Substances 0.000 description 8
- 230000002411 adverse Effects 0.000 description 7
- 239000011159 matrix material Substances 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229910004205 SiNX Inorganic materials 0.000 description 5
- 238000010276 construction Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 4
- 229910001415 sodium ion Inorganic materials 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 239000012141 concentrate Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000002585 base Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052708 sodium Inorganic materials 0.000 description 1
- 230000002195 synergetic effect Effects 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
Definitions
- This invention relates to a thin film semiconductor device used as a driving substrate of an active matrix liquid crystal display panel or the like. More particularly, it relates to a thin film semiconductor device using ordinary glass as a substrate and made by low temperature processes. Still more particularly, it relates to technology for preventing adverse affects of alkali metals contained in the glass.
- a thin film semiconductor device is a device wherein a thin film transistor is formed on an insulating substrate, and because they are ideal for example for driving substrates of active matrix liquid crystal display panels their development has been being advanced vigorously in recent years. Particularly when using a thin film semiconductor device in a large-area liquid crystal display panel, it is essential to reduce the cost of the insulating substrate, and glass substrates are being employed instead of the relatively high quality quartz substrates used in the past. When a glass substrate is used, because its heat resistance is relatively low, the thin film transistors must be formed by low temperature processes of below 600° C. Now, as a semiconductor thin film constituting active layers of the thin film transistors, amorphous silicon and polycrystalline silicon have been used. However, from the point of view of the operating characteristics of the thin film transistors, polycrystalline silicon is superior to amorphous silicon. For this reason, the development of polycrystalline silicon thin film transistors made by low temperature processes has been being advanced in recent years.
- a thin film semiconductor device comprises as a basic construction a glass substrate containing an alkali metal, a buffer layer covering the surface of the glass substrate and a thin film transistor formed on the buffer layer with a polycrystalline semiconductor thin film as an active layer.
- the buffer layer includes at least a silicon nitride film and protects the thin film transistor from alkali metal contamination and has a thickness such that it ca n shield the thin film transistor from an electric field created by localized alkali metal ions.
- the thin film transistor has a bottom gate structure wherein a gate electrode, a gate insulating film and a semiconductor thin film are superposed in order from the bottom.
- the semiconductor thin film has a channel region located directly above the gate electrode, high concentration impurity regions located on either side of the channel region and low concentration impurity regions interposed between the channel region and the high concentration impurity regions.
- the low concentration impurity regions are shielded from an electric field forming in the glass substrate by the buffer layer.
- the gate insulating film includes a silicon nitride layer and is superposed with the buffer layer and the two synergetically protect and shield the thin film transistor.
- the total thickness of the mutually superposed gate insulating film and buffer layer is over 200 nm.
- the buffer layer is preferably a two-layer structure made up of a silicon nitride film and a silicon oxide film.
- a pixel electrode is formed connected to at least a part of the thin film transistor and the thin film semiconductor device can be used in a driving substrate of an active matrix display panel.
- a buffer layer is interposed between a glass substrate and a thin film transistor.
- This buffer layer includes at least a silicon nitride film, and blocks vertical movement of alkali metal and thereby suppresses contamination of the gate insulating film.
- the silicon nitride film has a fine composition, and by making its thickness above 20 nm it is possible to substantially completely prevent Na and the like from passing through it.
- this buffer layer includes for example a silicon oxide film and has a two-layer structure. Because film stresses in the silicon oxide film are smaller than in the silicon nitride film it is possible to make the thickness of the buffer layer as a whole large and thereby electrically separate the thin film transistor from the glass substrate.
- the thickness of the buffer layer at least 100 nm it is possible to electrically shield the thin film transistor from the glass substrate. Therefore, it is possible to shield the thin film transistor from adverse affects of an electric field formed as a result of horizontal diffusion of alkali metal inside the glass substrate. As a result, it becomes possible to maintain the reliability and operating characteristics of the thin film transistor even when a glass substrate containing alkali metal is used.
- FIG. 1 is a schematic sectional view of a first preferred embodiment of a thin film semiconductor device according to the invention
- FIG. 2 is a schematic sectional view of a second preferred embodiment of a thin film semiconductor device according to the invention.
- FIG. 3 is a schematic sectional view of a third preferred embodiment of a thin film semiconductor device according to the invention.
- FIG. 4 is a schematic perspective view of an example of an active matrix liquid crystal display panel assembled using a thin film semiconductor device according to the invention.
- FIG. 1 shows a first preferred embodiment of a thin film semiconductor device according to the invention, and is an example wherein a thin film transistor of N-channel type and of top gate structure is formed on a glass substrate.
- this thin film semiconductor device is made using a glass substrate 1 containing an alkali metal such as Na.
- the upper surface of the glass substrate 1 is covered by a buffer layer 2 .
- a thin film transistor 3 is formed on the buffer layer 2 .
- the thin film transistor 3 is a field effect transistor having a polycrystalline semiconductor thin film 4 consisting of polycrystalline silicon or the like as an active layer.
- the thin film transistor 3 has a top gate structure, and a gate electrode G is formed by patterning on a gate insulating film 5 on the polycrystalline semiconductor thin film 4 .
- a channel region Ch is formed directly below the gate electrode G with the gate insulating film 5 therebetween.
- a small amount of a P-type impurity is diffused into this channel region Ch part of the polycrystalline semiconductor thin film 4 for threshold value adjustment.
- a source region S and a drain region D impregnated with an N-type impurity at a high concentration are provided on opposite sides of the channel region Ch.
- the thin film transistor 3 having this construction is covered with an interlayer insulating film 6 consisting of PSG or the like.
- the buffer layer 2 includes at least a silicon nitride film, and protects the thin film transistor 3 from alkali metal contamination.
- the silicon nitride film (SiN x ) has a relatively fine composition, and by making its thickness at least 20 nm it is possible to substantially completely block the vertical upward diffusion of alkali metals such as Na contained in the glass substrate 1 .
- this buffer layer 2 has a thickness such that it can shield the thin film transistor 3 from an electric field resulting from localized alkali metal ions (Na + ) and the like.
- the buffer layer 2 has a two-layer structure made up of the silicon nitride film (SiN x ) and a silicon oxide film (SiO 2 ) and has a total thickness of at least 100 nm.
- the buffer layer 2 is interposed between the thin film transistor 3 and the glass substrate 1 . Because this buffer layer 2 has a two-layer structure made up of SiN x and SiO 2 and has an ample thickness, it substantially completely shields the thin film transistor 3 from electric fields forming in the glass substrate 1 . Furthermore, because the buffer layer 2 includes an SiN x film, it substantially completely blocks vertical movement of Na in the same way as in the related art and thereby prevents contamination of the gate insulating film 5 .
- FIG. 2 shows a second preferred embodiment of a thin film semiconductor device according to the invention, and shows an example of a bottom gate structure.
- the basic structure is the same as that of the first preferred embodiment shown in FIG. 1, and corresponding parts have been given the same reference numerals to facilitate understanding.
- a thin film transistor 3 a has a bottom gate structure wherein a gate electrode G made of metal or the like, a gate insulating film 5 and a polycrystalline semiconductor thin film 4 are superposed in order from the bottom.
- the thin film transistor 3 a having this construction is protected and shielded from the glass substrate 1 by a buffer layer 2 .
- the thin film transistor 3 a is covered by an interlayer insulating film 6 , and an interconnection electrode 7 S and a pixel electrode 10 are formed on the interlayer insulating film 6 .
- the pixel electrode 10 is electrically connected to the drain region D of the thin film transistor 3 a through a contact hole.
- a thin film semiconductor device having this construction can be used for example in a driving substrate of an active matrix liquid crystal display panel. That is, the thin film transistor 3 a is formed as a switching element of a pixel electrode 10 .
- the buffer layer 2 is provided to shield the thin film transistor 3 a from the influence of electric fields forming in the glass substrate 1 .
- the gate electrode G made of metal or the like is interposed between the polycrystalline semiconductor thin film 4 and the glass substrate 1 , the proportion of the semiconductor thin film 4 affected by electric fields forming inside the glass substrate 1 is less than in the case of the top gate structure.
- the channel region Ch itself is not so affected by the electric field in the glass substrate 1 .
- the gate voltage impressed on the gate electrode G is always at a potential level between the source region and the drain region, biased presences of charges inside the glass substrate 1 would not be expected to occur as much as in the case of the top gate structure.
- FIG. 3 is a partial sectional view of a third preferred embodiment of a thin film semiconductor device according to the invention.
- This third preferred embodiment is basically the same as the second preferred embodiment shown in FIG. 2, and corresponding parts have been given the same reference numerals to facilitate understanding.
- the thin film transistor has an LDD (Lightly Doped Drain) structure.
- the thin film transistor 3 a has a bottom gate structure wherein a gate electrode G, a gate insulating film 5 and a polycrystalline semiconductor thin film 4 are superposed in order from the bottom.
- the polycrystalline semiconductor thin film 4 has a channel region Ch located directly above the gate electrode G, high concentration impurity regions (N+) located on opposite sides of the channel region Ch and low concentration impurity regions (N) located between the channel region and the high concentration impurity regions.
- a high concentration impurity region (N+) constitutes a drain region D
- a low concentration impurity region (N) constitutes an LDD region.
- FIG. 3 only the drain region D side of the thin film transistor 3 a is shown, and the source region S side is omitted.
- at least the LDD region is shielded from an electric field forming in the negative region 9 of the glass substrate 1 by a buffer layer 2 .
- the semiconductor thin film is influenced by charges inside the glass substrate 1 .
- the buffer layer 2 for weakening the influence of charges is provided between the glass substrate 1 and the polycrystalline semiconductor thin film 4 .
- the gate insulating film 5 includes a silicon nitride layer and is superposed with the buffer layer 2 and the two synergetically protect and shield the thin film transistor 3 a.
- the total thickness of the mutually superposed gate insulating film 5 and buffer layer 2 is over 200 nm. Because in the bottom gate structure the buffer layer 2 and the gate insulating film 5 are superposed and a synergetic electric field shielding effect is obtained in this way, it is possible to electrically separate the LDD region from the negative region 9 of the glass substrate 1 substantially completely.
- FIG. 4 is a schematic perspective view showing an example of an active matrix liquid crystal display panel assembled using the thin film semiconductor device shown in FIG. 2 or FIG. 3.
- the liquid crystal display panel is made up of a driving substrate 101 made of glass, a facing substrate 102 also made of glass and a liquid crystal 103 held between the two.
- a pixel array part 104 and a driving circuit part are formed on the driving substrate 101 .
- the driving circuit part is divided into a vertical driving circuit 105 and a horizontal driving circuit 106 .
- terminal parts 107 for outside connections are formed on a peripheral part of the driving substrate 101 .
- the terminal parts 107 are connected to the vertical driving circuit 105 and the horizontal driving circuit 106 by way of interconnections 108 .
- the pixel array part 104 comprises mutually intersecting gate lines 109 and signal lines 110 .
- the gate lines 109 are connected to the vertical driving circuit 105 and the signal lines 110 are connected to the horizontal driving circuit 106 .
- Pixel electrodes 111 and thin film transistors 112 for switching these are formed at the intersections of the lines 109 , 110 .
- facing electrodes and color filters are formed on the inner surface of the facing substrate 102 .
- an ordinary glass material is used as the driving substrate 101 , and the thin film transistors 112 and the pixel electrodes 111 are formed on the driving substrate 101 after the surface thereof is covered with a buffer layer.
- the vertical driving circuit 105 and the horizontal driving circuit 106 are formed at the same time.
- a buffer layer is interposed between a glass substrate and a thin film transistor.
- This buffer layer includes at least a silicon nitride film, and as well as protecting the thin film transistor from alkali metal contamination it has a thickness such that it can shield the thin film transistor from an electric field created by localized alkali metal ions. Consequently, it is possible to avoid suffering the affects of electric fields inside the glass substrate and obtain stable thin film transistor operating characteristics. Also, because it is possible to prevent alkali metal contamination of the thin film transistor, its reliability is improved.
Abstract
Description
- This invention relates to a thin film semiconductor device used as a driving substrate of an active matrix liquid crystal display panel or the like. More particularly, it relates to a thin film semiconductor device using ordinary glass as a substrate and made by low temperature processes. Still more particularly, it relates to technology for preventing adverse affects of alkali metals contained in the glass.
- A thin film semiconductor device is a device wherein a thin film transistor is formed on an insulating substrate, and because they are ideal for example for driving substrates of active matrix liquid crystal display panels their development has been being advanced vigorously in recent years. Particularly when using a thin film semiconductor device in a large-area liquid crystal display panel, it is essential to reduce the cost of the insulating substrate, and glass substrates are being employed instead of the relatively high quality quartz substrates used in the past. When a glass substrate is used, because its heat resistance is relatively low, the thin film transistors must be formed by low temperature processes of below 600° C. Now, as a semiconductor thin film constituting active layers of the thin film transistors, amorphous silicon and polycrystalline silicon have been used. However, from the point of view of the operating characteristics of the thin film transistors, polycrystalline silicon is superior to amorphous silicon. For this reason, the development of polycrystalline silicon thin film transistors made by low temperature processes has been being advanced in recent years.
- When polycrystalline silicon is used as an active layer of a thin film transistor formed on a glass substrate, contamination caused by alkali metals such as sodium (Na) contained in the glass substrate has been a problem. Polycrystalline silicon is more sensitive to alkali metal contamination than amorphous silicon, and with polycrystalline silicon such contamination has an adverse influence on the operating characteristics and reliability of the thin film transistor. For example, if an alkali metal diffuses into the gate insulating film of a thin film transistor the device characteristics change. When at a high temperature a bias is applied and an operating test is carried out, the device characteristics change greatly because alkali metal in the gate insulating film moves and polarizes and concentrates in localities. Consequently, when thin film transistors have been formed on a glass substrate, the practice of forming in advance as a base layer a silicon nitride film (SiNx) or a phosphorus-containing glass (PSG) as a buffer layer has been carried out. By this buffer layer being interposed, the vertical diffusion of alkali metal from the glass substrate toward the gate insulating film is suppressed and contamination of the gate insulating film is prevented.
- However, it has become clear that just preventing vertical movement of alkali metal is not sufficient. That is, horizontal diffusion of alkali metal included in the glass substrate occurs due to bias of the driving voltage impressed on the thin film transistor, and alkali metal ions polarize and concentrate locally. An electric field is created by local polarization of charges of alkali metal ions, and this reversely has an adverse affect on the operating characteristics of the thin film transistor. It has become clear that as a result of this the threshold voltage and the leak current of the thin film transistor undergo fluctuations. It is extremely difficult to prevent this horizontal movement of alkali metal in the glass substrate. For this reason, for example in U.S. Pat. No. 5,349,456 a method for removing Na from a glass substrate is disclosed. However, this method is not always practical because it greatly diminishes the merit of using a low cost glass substrate.
- Accordingly, it is an object of the invention to solve the problem described above and provide a thin film semiconductor device comprising a thin film transistor formed on a glass substrate wherein an electric field arising as a result of horizontal diffusion of alkali metal in the glass substrate is effectively and cheaply prevented from adversely affecting the operating characteristics of the thin film transistor.
- To achieve the above-mentioned object and other objects, a thin film semiconductor device according to the invention comprises as a basic construction a glass substrate containing an alkali metal, a buffer layer covering the surface of the glass substrate and a thin film transistor formed on the buffer layer with a polycrystalline semiconductor thin film as an active layer. As a characterizing feature of the invention, the buffer layer includes at least a silicon nitride film and protects the thin film transistor from alkali metal contamination and has a thickness such that it ca n shield the thin film transistor from an electric field created by localized alkali metal ions. In one form of the invention, the thin film transistor has a bottom gate structure wherein a gate electrode, a gate insulating film and a semiconductor thin film are superposed in order from the bottom. In this case, the semiconductor thin film has a channel region located directly above the gate electrode, high concentration impurity regions located on either side of the channel region and low concentration impurity regions interposed between the channel region and the high concentration impurity regions. The low concentration impurity regions are shielded from an electric field forming in the glass substrate by the buffer layer. Preferably, the gate insulating film includes a silicon nitride layer and is superposed with the buffer layer and the two synergetically protect and shield the thin film transistor. In this case, the total thickness of the mutually superposed gate insulating film and buffer layer is over 200 nm. The buffer layer is preferably a two-layer structure made up of a silicon nitride film and a silicon oxide film. In a specific construction, a pixel electrode is formed connected to at least a part of the thin film transistor and the thin film semiconductor device can be used in a driving substrate of an active matrix display panel.
- In the invention, a buffer layer is interposed between a glass substrate and a thin film transistor. This buffer layer includes at least a silicon nitride film, and blocks vertical movement of alkali metal and thereby suppresses contamination of the gate insulating film. The silicon nitride film has a fine composition, and by making its thickness above 20 nm it is possible to substantially completely prevent Na and the like from passing through it. Also, in addition to the silicon nitride film this buffer layer includes for example a silicon oxide film and has a two-layer structure. Because film stresses in the silicon oxide film are smaller than in the silicon nitride film it is possible to make the thickness of the buffer layer as a whole large and thereby electrically separate the thin film transistor from the glass substrate. By making the thickness of the buffer layer at least 100 nm it is possible to electrically shield the thin film transistor from the glass substrate. Therefore, it is possible to shield the thin film transistor from adverse affects of an electric field formed as a result of horizontal diffusion of alkali metal inside the glass substrate. As a result, it becomes possible to maintain the reliability and operating characteristics of the thin film transistor even when a glass substrate containing alkali metal is used.
- FIG. 1 is a schematic sectional view of a first preferred embodiment of a thin film semiconductor device according to the invention;
- FIG. 2 is a schematic sectional view of a second preferred embodiment of a thin film semiconductor device according to the invention;
- FIG. 3 is a schematic sectional view of a third preferred embodiment of a thin film semiconductor device according to the invention; and
- FIG. 4 is a schematic perspective view of an example of an active matrix liquid crystal display panel assembled using a thin film semiconductor device according to the invention.
- Preferred embodiments of the invention will now be described in detail with reference to the accompanying drawings. FIG. 1 shows a first preferred embodiment of a thin film semiconductor device according to the invention, and is an example wherein a thin film transistor of N-channel type and of top gate structure is formed on a glass substrate. As shown in FIG. 1, this thin film semiconductor device is made using a
glass substrate 1 containing an alkali metal such as Na. The upper surface of theglass substrate 1 is covered by abuffer layer 2. Athin film transistor 3 is formed on thebuffer layer 2. Thethin film transistor 3 is a field effect transistor having a polycrystalline semiconductorthin film 4 consisting of polycrystalline silicon or the like as an active layer. Thethin film transistor 3 has a top gate structure, and a gate electrode G is formed by patterning on agate insulating film 5 on the polycrystalline semiconductorthin film 4. As a result, a channel region Ch is formed directly below the gate electrode G with thegate insulating film 5 therebetween. A small amount of a P-type impurity is diffused into this channel region Ch part of the polycrystalline semiconductorthin film 4 for threshold value adjustment. A source region S and a drain region D impregnated with an N-type impurity at a high concentration are provided on opposite sides of the channel region Ch. Thethin film transistor 3 having this construction is covered with aninterlayer insulating film 6 consisting of PSG or the like. Contact holes are formed in theinterlayer insulating film 6, and through these contactholes interconnection electrodes 7S, 7D are electrically connected to the source region S and the drain region D respectively. In this example an N-type impurity is injected to form an N-channel typethin film transistor 3, but of course the invention is not limited to this and can also be applied to a P-channel type thin film transistor. - As a characterizing feature of the invention the
buffer layer 2 includes at least a silicon nitride film, and protects thethin film transistor 3 from alkali metal contamination. The silicon nitride film (SiNx) has a relatively fine composition, and by making its thickness at least 20 nm it is possible to substantially completely block the vertical upward diffusion of alkali metals such as Na contained in theglass substrate 1. Also, thisbuffer layer 2 has a thickness such that it can shield thethin film transistor 3 from an electric field resulting from localized alkali metal ions (Na+) and the like. For example thebuffer layer 2 has a two-layer structure made up of the silicon nitride film (SiNx) and a silicon oxide film (SiO2) and has a total thickness of at least 100 nm. - The electric field shielding function of the
buffer layer 2, which is a characterizing feature of the invention, will now be described in more detail. When thethin film transistor 3 is operated, there are times when for example a ground potential (0V) is impressed on theinterconnection electrode 7S on the source region S side and a positive bias voltage is impressed on the interconnection electrode 7D connected to the drain region D. When this kind of bias is applied to the device, Na+ ions, which are positive charges, are excluded from the vicinity of the drain region D and move horizontally to the vicinity of the source region S. As a result, as shown in FIG. 1, positive charges (Na+) concentrate in the vicinity of the source region S near the surface of theglass substrate 1 and apositive region 8 is formed. Meanwhile, in the vicinity of the drain region D near the surface of theglass substrate 1, because the charge equilibrium breaks down by an amount corresponding to the exclusion of the Na+, anegative region 9 is formed. In this way an electric field resulting from localization of Na+ forms in the vicinity of the surface of theglass substrate 1. The operating characteristics of thethin film transistor 3 are adversely affected by this electric field, resulting in fluctuation of its threshold voltage and increase of its leakage current. To avoid this, in this invention thebuffer layer 2 is interposed between thethin film transistor 3 and theglass substrate 1. Because thisbuffer layer 2 has a two-layer structure made up of SiNx and SiO2 and has an ample thickness, it substantially completely shields thethin film transistor 3 from electric fields forming in theglass substrate 1. Furthermore, because thebuffer layer 2 includes an SiNx film, it substantially completely blocks vertical movement of Na in the same way as in the related art and thereby prevents contamination of thegate insulating film 5. - FIG. 2 shows a second preferred embodiment of a thin film semiconductor device according to the invention, and shows an example of a bottom gate structure. The basic structure is the same as that of the first preferred embodiment shown in FIG. 1, and corresponding parts have been given the same reference numerals to facilitate understanding. As shown in FIG. 2, a
thin film transistor 3 a has a bottom gate structure wherein a gate electrode G made of metal or the like, agate insulating film 5 and a polycrystalline semiconductorthin film 4 are superposed in order from the bottom. Thethin film transistor 3 a having this construction is protected and shielded from theglass substrate 1 by abuffer layer 2. Thethin film transistor 3 a is covered by aninterlayer insulating film 6, and aninterconnection electrode 7S and apixel electrode 10 are formed on theinterlayer insulating film 6. Thepixel electrode 10 is electrically connected to the drain region D of thethin film transistor 3 a through a contact hole. A thin film semiconductor device having this construction can be used for example in a driving substrate of an active matrix liquid crystal display panel. That is, thethin film transistor 3 a is formed as a switching element of apixel electrode 10. - With the bottom gate structure also, as with the top gate structure shown in FIG. 1, when a bias is impressed on the drain region D side the influence of this bias causes a polarization of the charge distribution in the
glass substrate 1 to arise and a positive region and a negative region form. Therefore, thebuffer layer 2 is provided to shield thethin film transistor 3 a from the influence of electric fields forming in theglass substrate 1. Because in the case of the bottom gate structure the gate electrode G made of metal or the like is interposed between the polycrystalline semiconductorthin film 4 and theglass substrate 1, the proportion of the semiconductorthin film 4 affected by electric fields forming inside theglass substrate 1 is less than in the case of the top gate structure. That is, even if a biased presence of Na were to occur inside theglass substrate 1 below the channel region Ch, because in addition to thebuffer layer 2 there is a shielding effect of the gate electrode G, the channel region Ch itself is not so affected by the electric field in theglass substrate 1. Furthermore, in the case of the bottom gate structure, because with respect to the bias between the source region S and the drain region D the gate voltage impressed on the gate electrode G is always at a potential level between the source region and the drain region, biased presences of charges inside theglass substrate 1 would not be expected to occur as much as in the case of the top gate structure. - FIG. 3 is a partial sectional view of a third preferred embodiment of a thin film semiconductor device according to the invention. This third preferred embodiment is basically the same as the second preferred embodiment shown in FIG. 2, and corresponding parts have been given the same reference numerals to facilitate understanding. The point of difference is that in this third preferred embodiment the thin film transistor has an LDD (Lightly Doped Drain) structure. As shown in FIG. 3, the
thin film transistor 3 a has a bottom gate structure wherein a gate electrode G, agate insulating film 5 and a polycrystalline semiconductorthin film 4 are superposed in order from the bottom. The polycrystalline semiconductorthin film 4 has a channel region Ch located directly above the gate electrode G, high concentration impurity regions (N+) located on opposite sides of the channel region Ch and low concentration impurity regions (N) located between the channel region and the high concentration impurity regions. A high concentration impurity region (N+) constitutes a drain region D, and a low concentration impurity region (N) constitutes an LDD region. In FIG. 3 only the drain region D side of thethin film transistor 3 a is shown, and the source region S side is omitted. In this example at least the LDD region is shielded from an electric field forming in thenegative region 9 of theglass substrate 1 by abuffer layer 2. When an LDD region is formed away from the gate electrode G, unlike the example shown in FIG. 2, as in the case of the top gate structure shown in FIG. 1 the semiconductor thin film is influenced by charges inside theglass substrate 1. For this reason, in this example thebuffer layer 2 for weakening the influence of charges is provided between theglass substrate 1 and the polycrystalline semiconductorthin film 4. In this example thegate insulating film 5 includes a silicon nitride layer and is superposed with thebuffer layer 2 and the two synergetically protect and shield thethin film transistor 3 a. The total thickness of the mutually superposedgate insulating film 5 andbuffer layer 2 is over 200 nm. Because in the bottom gate structure thebuffer layer 2 and thegate insulating film 5 are superposed and a synergetic electric field shielding effect is obtained in this way, it is possible to electrically separate the LDD region from thenegative region 9 of theglass substrate 1 substantially completely. - FIG. 4 is a schematic perspective view showing an example of an active matrix liquid crystal display panel assembled using the thin film semiconductor device shown in FIG. 2 or FIG. 3. As shown in FIG. 4, the liquid crystal display panel is made up of a driving
substrate 101 made of glass, a facingsubstrate 102 also made of glass and aliquid crystal 103 held between the two. Apixel array part 104 and a driving circuit part are formed on the drivingsubstrate 101. The driving circuit part is divided into avertical driving circuit 105 and ahorizontal driving circuit 106. Also,terminal parts 107 for outside connections are formed on a peripheral part of the drivingsubstrate 101. Theterminal parts 107 are connected to thevertical driving circuit 105 and thehorizontal driving circuit 106 by way ofinterconnections 108. Thepixel array part 104 comprises mutually intersectinggate lines 109 andsignal lines 110. The gate lines 109 are connected to thevertical driving circuit 105 and thesignal lines 110 are connected to thehorizontal driving circuit 106.Pixel electrodes 111 andthin film transistors 112 for switching these are formed at the intersections of thelines substrate 102. In this invention an ordinary glass material is used as the drivingsubstrate 101, and thethin film transistors 112 and thepixel electrodes 111 are formed on the drivingsubstrate 101 after the surface thereof is covered with a buffer layer. Also, thevertical driving circuit 105 and thehorizontal driving circuit 106 are formed at the same time. Therefore, because it is possible to use a cheap glass material, it is possible to make a large-area active matrix liquid crystal display panel at a relatively low cost. At this time, because a buffer layer having both an alkali metal contamination preventing function and an electric field shielding function is used, there is no risk of the glass substrate adversely affecting the reliability or operating characteristics of the thin film transistors. - As described above, according to the invention, a buffer layer is interposed between a glass substrate and a thin film transistor. This buffer layer includes at least a silicon nitride film, and as well as protecting the thin film transistor from alkali metal contamination it has a thickness such that it can shield the thin film transistor from an electric field created by localized alkali metal ions. Consequently, it is possible to avoid suffering the affects of electric fields inside the glass substrate and obtain stable thin film transistor operating characteristics. Also, because it is possible to prevent alkali metal contamination of the thin film transistor, its reliability is improved.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7-291788 | 1995-10-13 | ||
JPP07-291788 | 1995-10-13 | ||
JP29178895A JP3444053B2 (en) | 1995-10-13 | 1995-10-13 | Thin film semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020030188A1 true US20020030188A1 (en) | 2002-03-14 |
US6396079B1 US6396079B1 (en) | 2002-05-28 |
Family
ID=17773443
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/730,015 Expired - Lifetime US6396079B1 (en) | 1995-10-13 | 1996-10-11 | Thin film semiconductor device having a buffer layer |
Country Status (4)
Country | Link |
---|---|
US (1) | US6396079B1 (en) |
JP (1) | JP3444053B2 (en) |
KR (1) | KR100443034B1 (en) |
CN (1) | CN1122314C (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030186489A1 (en) * | 2002-03-26 | 2003-10-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for preparing the same |
US20050106787A1 (en) * | 2002-12-28 | 2005-05-19 | Oh Jae Y. | Thin film transistor array substrate and method for manufacturing the same |
US20100062033A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Stable Silver Colloids and Silica-Coated Silver Colloids, and Methods of Preparing Stable Silver Colloids and Silica-Coated Silver Colloids |
US20100062265A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Titanium Dioxide Coatings and Methods of Forming Titanium Dioxide Coatings Having Reduced Crystallite Size |
US20100062032A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Doped Titanium Dioxide Coatings and Methods of Forming Doped Titanium Dioxide Coatings |
US20100112359A1 (en) * | 2008-11-03 | 2010-05-06 | Sharma Pramod K | Titanium dioxide coatings having barrier layers and methods of forming titanium dioxide coatings having barrier layers |
US20100112024A1 (en) * | 2008-11-03 | 2010-05-06 | Sharma Pramod K | Titanium dioxide coatings having roughened surfaces and methods of forming titanium dioxide coatings having roughened surfaces |
US20110045970A1 (en) * | 2008-09-09 | 2011-02-24 | Guardian Industries Corp | Porous titanium dioxide coatings and methods of forming porous titanium dioxide coatings having improved photocatalytic activity |
US20110076450A1 (en) * | 2009-09-29 | 2011-03-31 | Sharma Pramod K | Titanium dioxide coatings and methods of forming improved titanium dioxide coatings |
US20110121308A1 (en) * | 2008-07-25 | 2011-05-26 | Ensiltech Corporation | Thin film transistor and manufacturing method thereof |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7402467B1 (en) | 1999-03-26 | 2008-07-22 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
KR100387122B1 (en) * | 2000-09-15 | 2003-06-12 | 피티플러스(주) | Fabrication Method of Poly-Si Thin Film Transistor Having Back Bias Effects |
KR100437474B1 (en) | 2001-04-04 | 2004-06-23 | 삼성에스디아이 주식회사 | Dual channel TFT and Method for Fabricating the same |
US7288444B2 (en) | 2001-04-04 | 2007-10-30 | Samsung Sdi Co., Ltd. | Thin film transistor and method of manufacturing the same |
KR100507344B1 (en) | 2003-04-17 | 2005-08-08 | 삼성에스디아이 주식회사 | Thin film transistor and method of fabricating the same |
JP3877717B2 (en) * | 2003-09-30 | 2007-02-07 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
JP2006237270A (en) * | 2005-02-24 | 2006-09-07 | Sony Corp | Thin-film semiconductor device and its manufacturing method, and indicating device |
US9780335B2 (en) | 2012-07-20 | 2017-10-03 | 3M Innovative Properties Company | Structured lamination transfer films and methods |
US20140175707A1 (en) | 2012-12-21 | 2014-06-26 | 3M Innovative Properties Company | Methods of using nanostructured transfer tape and articles made therefrom |
US9711744B2 (en) | 2012-12-21 | 2017-07-18 | 3M Innovative Properties Company | Patterned structured transfer tape |
US20140242343A1 (en) | 2013-02-27 | 2014-08-28 | 3M Innovative Properties Company | Lamination transfer films for forming embedded nanostructures |
US9246134B2 (en) | 2014-01-20 | 2016-01-26 | 3M Innovative Properties Company | Lamination transfer films for forming articles with engineered voids |
US10220600B2 (en) | 2014-01-20 | 2019-03-05 | 3M Innovative Properties Company | Lamination transfer films for forming reentrant structures |
US20150202834A1 (en) | 2014-01-20 | 2015-07-23 | 3M Innovative Properties Company | Lamination transfer films for forming antireflective structures |
TW201539736A (en) | 2014-03-19 | 2015-10-16 | 3M Innovative Properties Co | Nanostructures for color-by-white OLED devices |
US11247501B2 (en) | 2014-08-27 | 2022-02-15 | 3M Innovative Properties Company | Layer-by-layer assembled multilayer lamination transfer films |
SG11201701508SA (en) | 2014-08-27 | 2017-03-30 | 3M Innovative Properties Co | Electrical multilayer lamination transfer films |
US9586385B2 (en) | 2014-08-27 | 2017-03-07 | 3M Innovative Properties Company | Inorganic multilayer lamination transfer films |
US10106643B2 (en) | 2015-03-31 | 2018-10-23 | 3M Innovative Properties Company | Dual-cure nanostructure transfer film |
US10518512B2 (en) | 2015-03-31 | 2019-12-31 | 3M Innovative Properties Company | Method of forming dual-cure nanostructure transfer film |
KR102276987B1 (en) * | 2017-04-05 | 2021-07-12 | 엘지이노텍 주식회사 | Touch panel |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4876582A (en) * | 1983-05-02 | 1989-10-24 | Ncr Corporation | Crystallized silicon-on-insulator nonvolatile memory device |
JPS6196502A (en) * | 1984-10-17 | 1986-05-15 | Victor Co Of Japan Ltd | Magnetic head and its manufacture |
US4933296A (en) * | 1985-08-02 | 1990-06-12 | General Electric Company | N+ amorphous silicon thin film transistors for matrix addressed liquid crystal displays |
JPH01219824A (en) * | 1988-02-29 | 1989-09-01 | Seikosha Co Ltd | Amorphous silicon thin film transistor array substrate |
DE69125886T2 (en) * | 1990-05-29 | 1997-11-20 | Semiconductor Energy Lab | Thin film transistors |
US5112764A (en) * | 1990-09-04 | 1992-05-12 | North American Philips Corporation | Method for the fabrication of low leakage polysilicon thin film transistors |
US5427962A (en) * | 1991-11-15 | 1995-06-27 | Casio Computer Co., Ltd. | Method of making a thin film transistor |
JPH05183164A (en) * | 1991-12-28 | 1993-07-23 | Nec Corp | Semiconductor device |
CN100442532C (en) * | 1992-07-06 | 2008-12-10 | 株式会社半导体能源研究所 | Semiconductor device and method for forming the same |
JPH06163401A (en) * | 1992-09-11 | 1994-06-10 | A G Technol Kk | Formation of polycrystalline silicon layer and polycrystalline silicon thin film transistor using same |
JPH06252170A (en) * | 1993-02-23 | 1994-09-09 | Toshiba Corp | Manufacture of thin film transistor |
KR960012583B1 (en) * | 1993-06-21 | 1996-09-23 | Lg Semicon Co Ltd | Tft (thin film transistor )and the method of manufacturing the same |
US5510278A (en) * | 1994-09-06 | 1996-04-23 | Motorola Inc. | Method for forming a thin film transistor |
JPH0936025A (en) * | 1995-07-14 | 1997-02-07 | Nec Corp | Method and apparatus for electron beam exposure |
-
1995
- 1995-10-13 JP JP29178895A patent/JP3444053B2/en not_active Expired - Lifetime
-
1996
- 1996-10-11 CN CN96112734A patent/CN1122314C/en not_active Expired - Lifetime
- 1996-10-11 US US08/730,015 patent/US6396079B1/en not_active Expired - Lifetime
- 1996-10-12 KR KR1019960045530A patent/KR100443034B1/en not_active IP Right Cessation
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8368071B2 (en) | 2002-03-26 | 2013-02-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including a thin film transistor and capacitor |
US20050127443A1 (en) * | 2002-03-26 | 2005-06-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for preparing the same |
US7208355B2 (en) | 2002-03-26 | 2007-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for preparing the same |
US20070295964A1 (en) * | 2002-03-26 | 2007-12-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for preparing the same |
US20030186489A1 (en) * | 2002-03-26 | 2003-10-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for preparing the same |
US9070773B2 (en) | 2002-03-26 | 2015-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including a thin film transistor and a capacitor |
US6853052B2 (en) * | 2002-03-26 | 2005-02-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a buffer layer against stress |
US20050106787A1 (en) * | 2002-12-28 | 2005-05-19 | Oh Jae Y. | Thin film transistor array substrate and method for manufacturing the same |
US7494851B2 (en) * | 2002-12-28 | 2009-02-24 | Lg Display Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
US20110121308A1 (en) * | 2008-07-25 | 2011-05-26 | Ensiltech Corporation | Thin film transistor and manufacturing method thereof |
US8647652B2 (en) | 2008-09-09 | 2014-02-11 | Guardian Industries Corp. | Stable silver colloids and silica-coated silver colloids, and methods of preparing stable silver colloids and silica-coated silver colloids |
US20110045970A1 (en) * | 2008-09-09 | 2011-02-24 | Guardian Industries Corp | Porous titanium dioxide coatings and methods of forming porous titanium dioxide coatings having improved photocatalytic activity |
US20100062033A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Stable Silver Colloids and Silica-Coated Silver Colloids, and Methods of Preparing Stable Silver Colloids and Silica-Coated Silver Colloids |
US20100062032A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Doped Titanium Dioxide Coatings and Methods of Forming Doped Titanium Dioxide Coatings |
US8802589B2 (en) | 2008-09-09 | 2014-08-12 | Guardian Industries Corp. | Porous titanium dioxide coatings and methods of forming porous titanium dioxide coatings having improved photocatalytic activity |
US20100062265A1 (en) * | 2008-09-09 | 2010-03-11 | Guardian Industries Corp. | Titanium Dioxide Coatings and Methods of Forming Titanium Dioxide Coatings Having Reduced Crystallite Size |
US20100112024A1 (en) * | 2008-11-03 | 2010-05-06 | Sharma Pramod K | Titanium dioxide coatings having roughened surfaces and methods of forming titanium dioxide coatings having roughened surfaces |
US20100112359A1 (en) * | 2008-11-03 | 2010-05-06 | Sharma Pramod K | Titanium dioxide coatings having barrier layers and methods of forming titanium dioxide coatings having barrier layers |
US8545899B2 (en) | 2008-11-03 | 2013-10-01 | Guardian Industries Corp. | Titanium dioxide coatings having roughened surfaces and methods of forming titanium dioxide coatings having roughened surfaces |
US20110076450A1 (en) * | 2009-09-29 | 2011-03-31 | Sharma Pramod K | Titanium dioxide coatings and methods of forming improved titanium dioxide coatings |
Also Published As
Publication number | Publication date |
---|---|
JPH09116155A (en) | 1997-05-02 |
CN1155166A (en) | 1997-07-23 |
KR970024230A (en) | 1997-05-30 |
US6396079B1 (en) | 2002-05-28 |
CN1122314C (en) | 2003-09-24 |
JP3444053B2 (en) | 2003-09-08 |
KR100443034B1 (en) | 2004-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6396079B1 (en) | Thin film semiconductor device having a buffer layer | |
US5953088A (en) | Liquid crystal display with shield electrodes arranged to alternately overlap adjacent pixel electrodes | |
US5650637A (en) | Active matrix assembly | |
US5365079A (en) | Thin film transistor and display device including same | |
US7148506B2 (en) | Active matrix display and electrooptical device | |
US7206053B2 (en) | Electro-optical device | |
US6767772B2 (en) | Active matrix substrate, electrooptical device, and method of producing active matrix substrate | |
KR100294350B1 (en) | Thin Film Transistor and Liquid Crystal Display | |
KR100588438B1 (en) | Thin film semiconductor device and display device | |
US6713825B2 (en) | Poly-crystalline thin film transistor and fabrication method thereof | |
US6288413B1 (en) | Thin film transistor and method for producing same | |
US5677547A (en) | Thin film transistor and display device including same | |
US7777230B2 (en) | Display device | |
KR100306801B1 (en) | Thin film transistor and its manufacturing method | |
KR100473237B1 (en) | Thin film transistor and method for fabricating the same, and liquid crystal display comprising the same | |
JP3305090B2 (en) | Image display device | |
JPH05235398A (en) | Thin film photosensor | |
JPH07159809A (en) | Liquid crystal display | |
JPH0786607A (en) | Thin-film transistor | |
JP3469183B2 (en) | Liquid crystal display | |
JP2005064123A (en) | Thin film transistor and indicating device | |
JP2000196094A (en) | Thin film transistor substrate and liquid crystal display device | |
JPH05341323A (en) | Liquid crystal display device | |
KR101001430B1 (en) | Thin film transistor and fabricating method thereof | |
KR100237004B1 (en) | Manufacturing method of thin-film transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAYASHI, HISAO;SHIMOGAICHI, YASUSHI;KATO, KEIJI;REEL/FRAME:008373/0170 Effective date: 19970210 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: JAPAN DISPLAY WEST INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY CORPORATION;REEL/FRAME:031377/0803 Effective date: 20130325 |
|
FPAY | Fee payment |
Year of fee payment: 12 |