US20020024385A1 - Programmable gain amplifier for use in data network - Google Patents
Programmable gain amplifier for use in data network Download PDFInfo
- Publication number
- US20020024385A1 US20020024385A1 US09/770,065 US77006501A US2002024385A1 US 20020024385 A1 US20020024385 A1 US 20020024385A1 US 77006501 A US77006501 A US 77006501A US 2002024385 A1 US2002024385 A1 US 2002024385A1
- Authority
- US
- United States
- Prior art keywords
- signal
- variable gain
- feedback
- amplifier
- gain amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012544 monitoring process Methods 0.000 claims abstract description 27
- 238000000034 method Methods 0.000 claims abstract description 25
- 230000006855 networking Effects 0.000 claims abstract description 20
- 230000008878 coupling Effects 0.000 claims description 8
- 238000010168 coupling process Methods 0.000 claims description 8
- 238000005859 coupling reaction Methods 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 6
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010079 rubber tapping Methods 0.000 claims 1
- 230000008901 benefit Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 230000001143 conditioned effect Effects 0.000 description 4
- 230000002238 attenuated effect Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 238000009738 saturating Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/18—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging
- H03M1/181—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values
- H03M1/183—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter
Definitions
- the present invention generally relates to network interfacing and, more particularly, to a system for controlling transmission of data between the network stations connected to a network medium and a device and method for adjusting input gain.
- a predominate method of transmitting such data includes coding the data into a low frequency base data signal and modulating the base data signal onto a high frequency carrier signal.
- the high frequency carrier signal is then transmitted across a network cable medium, via RF signal, modulated illumination, or other network medium, to a remote computing station.
- the high frequency carrier signal must be received and demodulated to recover the original base data signal.
- the received carrier would be identical in phase, amplitude, and frequency to the transmitted carrier and could be demodulated using known mixing techniques to recover the base data signal.
- the base data signal could then be recovered into digital data using known sampling algorithms.
- the network topology tends to distort the high frequency carrier signal due to numerous branch connections and different lengths of such branches causing numerous reflections of the transmitted carrier.
- the high frequency carrier is further distorted by spurious noise caused by electrical devices operating in close proximity to the cable medium.
- POTS plain old telephone system
- Such problems are even more apparent in a network which uses home telephone wiring cables as the network cable medium because the numerous branches and connections are typically designed for transmission of plain old telephone system (POTS) signals in the 0.3 to 3.4 Kilohertz frequency and are not designed for transmission of high frequency carrier signals on the order of 1 Megahertz or higher.
- POTS plain old telephone system
- the high frequency carrier signals are further distorted by turn-on transients due to on-hook and off-hook noise pulses of the POTS utilizing the network cables.
- the present invention provides a data networking device.
- the data networking device has a variable gain amplifier having a first selectable impedance and a second selectable impedance for adjusting gain of the variable gain amplifier.
- the data networking device has an analog to digital converter for converting an analog output signal of the variable gain amplifier to a digital signal.
- the data networking device has a digital signal monitoring circuit for monitoring the digital signal and supplying feedback signals to actuate the first and second selectable impedances as a function of the digital signal, thereby adjusting the gain of the variable gain amplifier.
- a method of controlling a variable gain amplifier is disclosed.
- An analog output signal of the variable gain amplifier is converted to a digital signal by an analog to digital converter.
- the method includes determining a portion of dynamic range of the analog to digital converter being used to convert the analog output signal of the variable gain amplifier.
- the method includes providing a first feedback signal to a first selectable impedance and providing a second feedback signal to a second selectable impedance, the first and second feedback signals adjusting the gain of the variable gain amplifier to increase the dynamic range used by the analog to digital converter.
- FIG. 1 is a block diagram of an analog front end circuit having a variable gain amplifier according to the present invention.
- FIG. 2 is a representative circuit diagram of the variable gain amplifier according to the present invention.
- FIG. 3 is a schematic diagram of a first selectable impedance for use with the variable gain amplifier according to the present invention.
- FIG. 4 is a schematic diagram of a second selectable impedance for use with the variable gain amplifier according to the present invention.
- FIG. 5 is a schematic diagram of a selectable capacitive compensation circuit for use with the variable gain amplifier according to the present invention.
- the present invention relates to a variable gain amplifier which conditions an incoming analog voltage signal to take advantage of the full dynamic range (i.e., resolution) of an analog to digital (A/D) converter in a data networking device.
- A/D analog to digital
- FIG. 1 illustrates an analog front end circuit 10 of a networking device, such as a 1 Mbps, 10Mbps, 100 Mbps or other bandwidth home phoneline networking alliance (HPNA), or other standard, data network operating over a conventional POTS RJ11 telephone line 12 .
- the analog front end circuit 10 receives data signals from the telephone line 12 via a circuit 14 having components to condition the data signals, such as filters, transformers, and surge protection.
- the received signals, or incoming analog voltage signals 16 are processed by an electronic hybrid circuit 18 to perform functions such as collision detection.
- the incoming signals 16 are passed through a variable gain amplifier (VGA) 20 and a filter 22 to condition the incoming signals 16 .
- VGA variable gain amplifier
- the conditioned, incoming signals are input into another VGA 24 which amplifies the conditioned, received signals for an analog to digital (A/D) converter 26 .
- the input signal to the VGA 24 will be referred herein as VI and the output of the VGA 24 will be referred to herein as VO.
- the operation of the VGA 24 will be described in greater detail below.
- the A/D converter 26 converts the output of the VGA 24 , or VO, into a digital output, DOUT. DOUT is then sent from the A/D converter 26 to a digital input/output (I/O) circuit 28 .
- the digital I/O circuit 28 acts as an interface between the analog front end circuit 10 and a subsequent network device circuit.
- Digital data output signals received from the subsequent network device circuit by the analog front end circuit 10 are received by the digital I/O circuit 28 .
- the digital data output signals are converted into a transmit analog signal by a digital to analog (D/A) converter 30 .
- the transmit analog signal is conditioned by another VGA 32 .
- the VGA 32 acts as an adjustable gain transmit attenuater to allow for flexibility in setting the transmit power of the analog front end circuit 10 .
- the attenuated signal is further conditioned by a filter 34 .
- the filtered, attenuated transmit signal is optionally passed through a transmit switch 36 before being sent to the telephone line 12 through the electronic hybrid circuit 18 and the circuit 14 .
- One function of the I/O circuit 28 is to provide feedback signals to the VGA 20 , the VGA 24 and the VGA 32 .
- the feedback signals are used by VGAs 20 , 24 and 32 to vary the gain of those amplifiers.
- the VGA 24 is a programmable amplifier implemented in standards CMOS.
- the gain of the VGA 24 is adjusted by varying an input attenuater, or first selectable impedance 44 , and a second selectable impedance 46 connected to a feedback impedance 48 .
- the first selectable impedance 44 and the second selectable impedance 46 are continuous potentiometers having total resistance values of R 1 and R 2 respectively.
- the potentiometers are one illustrative embodiment of the invention and one skilled in the art will appreciate that the selectable impedances 44 , 46 can be implemented with discrete uniform or non-uniform tapped resistor ladders actuated with CMOS structures as illustrated in FIGS. 3 and 4 and as discussed in more detail below. Alternatively, the impedances 44 , 46 can be implemented with other resistive or switching components giving equivalent results and are considered within the scope of the invention.
- the feedback impedance 48 has a fixed value, or RF.
- the first selectable impedance 44 and the second selectable impedance 46 are controlled by feedback from the digital I/O circuit 28 . More specifically, the digital I/O circuit 28 has a digital monitoring circuit 50 providing feedback to the VGA 24 .
- the digital monitoring circuit 50 monitors the digital output of the AID converter 26 , or DOUT.
- the digital monitoring circuit 50 collects information and statistics regarding the value of DOUT which are used to adjust the feedback provided to the VGA 24 .
- the statistics and information include signal output levels of the A/D converter 26 .
- V o may be saturating the A/D converter 26 and digital monitoring circuit 50 will provide feedback to the VGA 24 to attenuate V I or reduce the current gain setting of the VGA 24 .
- D OUT is consistently less than the full dynamic range of the A/D converter 26
- the digital monitoring circuit will provide feedback to the VGA 24 to amplify VI to take advantage of the full dynamic range of the A/D converter 26 .
- the digital monitoring circuit 50 will provide feedback to the VGA 24 so that the gain of the VGA 24 is increased to amplify the signal provided to the A/D converter 26 .
- the foregoing statistics and information about DOUT is collected by monitoring DOUT'S average signal value and determining whether the average signal is within a certain dynamic range for a certain time period, such as 1.0 msec to 1.0 psec.
- a certain time period such as 1.0 msec to 1.0 psec.
- the following table illustrates a sample gain determination look-up table.
- the factor to increase the gain by is selected conservatively so as not to overly increase the gain of the VGA 24 in a short period of time thereby saturating the A/D converter 26 .
- TABLE 1 Monitored Dynamic Range of D OUT Increase Gain by Factor of: 0-40% 2 to 2.5 40-50% 1.75 to 2 50-60% 1.5 to 1.66 60-70% 1.3 to 1.43 75-80% 1.2 to 1.25 80-85% 1.15 to 1.18 85-90% 1.08 to 1.11 90-95% 1 to 1.05
- the feedback signals produced by the digital monitoring circuit 50 can also be used to assist the analog front end circuit 10 recover signals that have been modulated using different standards, such as pulse position modulating (PPM) and frequency diverse quadrature amplitude modulation (QAM).
- PPM pulse position modulating
- QAM frequency diverse quadrature amplitude modulation
- the digital I/O circuit 28 is provided with a modulation detection and feedback circuit, or QAM/PPM R x GAIN select circuit 52 (FIG. 1).
- the signal modulation type is detected by the QAM/PPM REGAIN select circuit 52 and a corresponding gain feedback signal for the modulation type (R x GAIN) is produced to adjust the gain of the VGA 24 to coordinate with the power envelope of the modulation type.
- the gain feed back signal for the modulation type, R x GAIN is factored into the feedback signal produced by the digital monitoring circuit 50 used to determine if the full range of the A/D converter 26 is being utilized.
- the QAM/PPM R x GAIN select circuit 52 takes the digital samples from the A/D converter 26 , or D OUT , and processes the digital samples with a Hilbert transformer. Using known techniques, the Hilbert transformer separates an I channel signal, or I, and a Q channel signal, or G, from the digital samples.
- the I channel signal and the Q channel signal are input to an envelope detector which, utilizing known techniques, calculates the square root of the sum of I 2 +Q 2 and generates an envelope signal representative thereof.
- the I channel signal and the Q channel signal are also coupled to an equalizer and slicer for recovering QAM modulated data, while the envelope signal is coupled to a decoder circuit for recovering PPM modulated data.
- the envelope signal is also coupled to each of a QAM automatic gain control (AGC) circuit and a PPM AGC circuit.
- the QAM AGC circuit functions to generate a QAM gain value (QAM RxGain) while the PPM AGC circuit functions to generate a PPM gain value (PPM RxGain).
- a multiplexer controlled by a gain select signal, operates to select one of the QAM RxGain and the PPM RxGain signals.
- the selected gain signal, either QAM RxGain or PPM RxGain, from multiplexer is input to a the digital monitoring circuit 50 in either digital or analog form.
- the envelope signal is also input to a low pass filter for generating a filtered envelope signal which, in turn, is coupled to a carrier sense circuit for detecting the presence of a continuous carrier (e.g. QAM carrier) and generates the above-mentioned gain select signal to control the multiplexer.
- a continuous carrier e.g. QAM carrier
- the VGA 24 is a current feedback amplifier having an amplifying component, or operational amplifier 60 .
- the operational amplifier has a first input, or non-inverting input 62 , to which VI is applied through the first selectable impedance 44 .
- the operational amplifier 60 has a second input, or inverting input 64 , connected to an output 66 of the operational amplifier 60 through the feedback impedance 48 .
- the non-inverting input is also connected to a first terminal 68 of the second selectable impedance 46 .
- a second terminal 70 of the second selectable impedance 46 is connected to a ground or other voltage reference.
- the input voltage to the VGA 24 , or VI is connected to a first terminal 72 of the first selectable impedance 44 .
- a second terminal 74 of the first selectable impedance 44 is connected to ground or other voltage reference.
- An output 76 of the first selectable impedance 44 is connected to the non-inverting input 62 of the operational amplifier 60 .
- the output 66 of the operational amplifier 60 is connected to an input of the A/D converter 26 .
- the first selectable impedance 44 has a total resistance value of R 1 .
- a first feedback signal, or signals controls the first selectable impedance 44 such that a portion of R 1 is present between the second terminal 74 and the output 76 of the first selectable impedance 44 .
- This portion of R 1 or ⁇ R 1 , represents a percentage of impedance connected between the second terminal 74 and the output 78 .
- the balance of R 1 or (1 ⁇ )R 1 , represents the percentage of R 1 connected between the first terminal 72 and the output 76 .
- a second feedback signal, or signals, controls the second selectable impedance 46 such that a portion of R 1 is present between the inverting input 64 , or first terminal 68 , and the second terminal 70 .
- This portion of R 2 , or ⁇ R 2 is the amount of impedance between the first terminal 68 and the second terminal 70 .
- the first selectable impedance 44 has a resistor ladder 80 , or other type of voltage divider, and a multiplexer 82 .
- the resistor ladder 80 has an overall impedance value of R 1 And is made up of a series of individual resistors 84 .
- the multiplexer 82 selects which part of the resistor ladder 80 is connected between the first terminal 72 and the output 76 , or (1 ⁇ )R 1 , thereby also determining the portion of the resistor ladder 80 connected between the second terminal 74 and the output 76 , or ⁇ R 1 .
- the selection is made by coupling one of a series of taps 85 to the output 76 .
- the series of individual resistors 84 making up the resistor ladder 80 need not have the same impedance value.
- the impedance values of the resistors 84 can be the same, linearly related, or non-linearly related, such as logarithmically related.
- the number of individual resistors 84 and their impedance values can be adjusted to result in almost any transfer curve desired.
- the actual values of the individual resistors 84 is less important than the percentage of impedance above and below the selected tap 85 of the first selectable impedance 44 .
- the multiplexer 82 is controlled by one or more feedback lines from the digital monitoring circuit 50 .
- the feedback lines are in the form of multiplexer select lines, or ⁇ select, used to control or actuate the multiplexer 82 .
- the multiplexer 82 is a potential source of error for the VGA 24 . Therefore, it is desirable to avoid creating a voltage drop across the switching mechanism of the multiplexer 82 . Therefore, the switching mechanism of the multiplexer 82 is a series of MOS transistors controlled by the ⁇ select feedback lines from the digital monitoring circuit 50 .
- the feedback signals, or ⁇ select are digital signals to provide digital control of the VGA 24 .
- NMOS and CMOS implementations of multiplexers which are adapted to receive digital select signals and multiplex, or couple, one of a plurality of taps, or inputs, to a single output are known in the art. Examples of such multiplexers are described in Donald G. Fink and Donald Christiansen, Electronics Engineers Handbook 3d. Ed., 1989, pgs. 16:49-53, incorporated herein by reference.
- the second selectable impedance is also provided with a resistor ladder 86 made up of a series of individual resistors 88 , or other type of voltage divider, and a multiplexer 90 for coupling one of a series of taps 92 to the first terminal 68 .
- the second selectable impedance 46 receives feedback from the digital monitoring circuit 50 in the form of ⁇ select lines to determine which portion of the resistor ladder 86 is connected between the first terminal 68 and the second terminal 70 of the second selectable impedance 46 , or ⁇ R 2 .
- the impedance values of the individual resistors 88 can be equal, linearly related or non-linearly related.
- the digital monitoring circuit 50 coordinates the ⁇ select and ⁇ select feedback signals so that the first selectable impedance 44 and the second selectable impedance 46 can be individually or concurrently adjusted to provide the VGA 24 with the desired gain, attenuation or unity gain.
- the same type of MOS multiplexer used for the first selectable impedance 44 can be used in the second selectable impedance 46 .
- the digital monitoring circuit 50 can be implemented with a microprocessor, comparator circuit or the like.
- the digital monitoring circuit is configured or programmed with predetermined ⁇ and ⁇ select feedback values to adjust the one or both of the selectable impedances 44 , 46 to attain a desired gain of the VGA 24 .
- the digital monitoring circuit 50 can be provided with a memory for storing a look-up table with ⁇ and ⁇ select feedback values.
- the operational amplifier 60 of the VGA 24 is implemented as a current feedback amplifier to attain the benefits of constant bandwidth with closed loop gain. It is possible that the analog front end circuit will be used to communicate with other devices with more than one bandwidth.
- the VGA 24 can be adjusted with a selectable compensation capacitor network 94 (FIG. 5) coupled to the amplifier 60 .
- the operational amplifier 60 is provided with a compensation note 96 (FIG. 2) which is connected to one of a plurality of capacitors 98 through a multiplexer 100 .
- Each of the capacitors 98 has a different capacitance value which corresponds to an appropriate compensation for the amplifier 60 to provide closed loop gain at a selectable constant bandwidth.
- the multiplexer 100 is the same type of multiplexers 82 , 90 used in the first and second selectable impedances 44 , 46 .
- the multiplexer 100 is controlled by compensation select feedback lines, or comp, select, controlled either by a bandwidth monitor in the digital monitoring circuit 50 , the electronic hybrid circuit 18 or a separate bandwidth monitoring circuit connected to the receive side of the analog front end circuit 10 .
- the selectable compensation capacitor network 94 and the variable gain capability of the VGA 24 allows the VGA 24 to provide an analog voltage signal to the A/D converter 26 which maximizes the dynamic range of the A/D converter 26 as the analog signal VI amplitude varies and as the bandwidth of the received signal varies.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Amplifiers (AREA)
- Analogue/Digital Conversion (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
Description
- This application claims the benefit of U.S. Provisional application Ser. No. 60/212,463.
- The present invention generally relates to network interfacing and, more particularly, to a system for controlling transmission of data between the network stations connected to a network medium and a device and method for adjusting input gain.
- There is an ever present demand for transmission of various types of data between computers. A predominate method of transmitting such data includes coding the data into a low frequency base data signal and modulating the base data signal onto a high frequency carrier signal. The high frequency carrier signal is then transmitted across a network cable medium, via RF signal, modulated illumination, or other network medium, to a remote computing station.
- At the remote computing station, the high frequency carrier signal must be received and demodulated to recover the original base data signal. In the absence of any distortion of the carrier signal across the network medium, the received carrier would be identical in phase, amplitude, and frequency to the transmitted carrier and could be demodulated using known mixing techniques to recover the base data signal. The base data signal could then be recovered into digital data using known sampling algorithms.
- However, the network topology tends to distort the high frequency carrier signal due to numerous branch connections and different lengths of such branches causing numerous reflections of the transmitted carrier. The high frequency carrier is further distorted by spurious noise caused by electrical devices operating in close proximity to the cable medium. Such problems are even more apparent in a network which uses home telephone wiring cables as the network cable medium because the numerous branches and connections are typically designed for transmission of plain old telephone system (POTS) signals in the 0.3 to 3.4 Kilohertz frequency and are not designed for transmission of high frequency carrier signals on the order of 1 Megahertz or higher. The high frequency carrier signals are further distorted by turn-on transients due to on-hook and off-hook noise pulses of the POTS utilizing the network cables.
- Such distortion of frequency, amplitude, and phase of the high frequency carrier signal degrades network performance and tends to impede the design of higher rate networks and challenges designers to continually improve modulation techniques and data recovery techniques to improve data rates. For example, under the home phoneline networking alliance (HPNA) 1.0 standard, a 1 Mbit data rate is achieved using pulse position modulation (PPM) of a carrier, while the more recent HPNA 2.0 standard achieves a 10 Mbit data rate using a complex modulation scheme using a frequency diverse quadrature amplitude modulation (QAM). A problem exits in that a PPM modulated carrier signal and a QAM modulated carrier signal have significantly different power envelopes.
- Another problem associated with advancing standards and increasing data rates is that, as in the HPNA example, original base data signal amplitude variations and distortions can cause an incoming analog signal to have an amplitude greater than the dynamic range of an analog to digital converter which converts the incoming analog signal into a digital representation of the incoming analog signal. The incoming analog signal can also have an amplitude which is less than the full dynamic range of the analog to digital converter, resulting in the failure to take advantage of the full dynamic range, or resolution, of the analog to digital converter.
- Therefore, based on recognized industry goals for size and cost reductions, what is needed is a device and method for adjusting input gain for an amplifier in a receiver capable of receiving distorted, modulated carrier signals potentially using multiple modulation techniques.
- The present invention provides a data networking device. The data networking device has a variable gain amplifier having a first selectable impedance and a second selectable impedance for adjusting gain of the variable gain amplifier. The data networking device has an analog to digital converter for converting an analog output signal of the variable gain amplifier to a digital signal. The data networking device has a digital signal monitoring circuit for monitoring the digital signal and supplying feedback signals to actuate the first and second selectable impedances as a function of the digital signal, thereby adjusting the gain of the variable gain amplifier.
- According to another aspect of the invention, a method of controlling a variable gain amplifier is disclosed. An analog output signal of the variable gain amplifier is converted to a digital signal by an analog to digital converter. The method includes determining a portion of dynamic range of the analog to digital converter being used to convert the analog output signal of the variable gain amplifier. The method includes providing a first feedback signal to a first selectable impedance and providing a second feedback signal to a second selectable impedance, the first and second feedback signals adjusting the gain of the variable gain amplifier to increase the dynamic range used by the analog to digital converter.
- These and further features of the present invention will be apparent with reference to the following description and drawings, wherein:
- FIG. 1 is a block diagram of an analog front end circuit having a variable gain amplifier according to the present invention.
- FIG. 2 is a representative circuit diagram of the variable gain amplifier according to the present invention.
- FIG. 3 is a schematic diagram of a first selectable impedance for use with the variable gain amplifier according to the present invention.
- FIG. 4 is a schematic diagram of a second selectable impedance for use with the variable gain amplifier according to the present invention.
- FIG. 5 is a schematic diagram of a selectable capacitive compensation circuit for use with the variable gain amplifier according to the present invention.
- In the detailed description which follows, identical components have been given the same reference numerals, regardless of whether they are shown in different embodiments of the present invention. In order to clearly and concisely illustrate the present invention, the drawings may not necessarily be to scale and certain features may be shown in somewhat schematic form.
- The present invention relates to a variable gain amplifier which conditions an incoming analog voltage signal to take advantage of the full dynamic range (i.e., resolution) of an analog to digital (A/D) converter in a data networking device.
- FIG. 1 illustrates an analog
front end circuit 10 of a networking device, such as a 1 Mbps, 10Mbps, 100 Mbps or other bandwidth home phoneline networking alliance (HPNA), or other standard, data network operating over a conventional POTSRJ11 telephone line 12. The analogfront end circuit 10 receives data signals from thetelephone line 12 via acircuit 14 having components to condition the data signals, such as filters, transformers, and surge protection. The received signals, or incominganalog voltage signals 16, are processed by anelectronic hybrid circuit 18 to perform functions such as collision detection. Next, theincoming signals 16 are passed through a variable gain amplifier (VGA) 20 and afilter 22 to condition theincoming signals 16. The conditioned, incoming signals are input into anotherVGA 24 which amplifies the conditioned, received signals for an analog to digital (A/D)converter 26. The input signal to theVGA 24 will be referred herein as VI and the output of theVGA 24 will be referred to herein as VO. The operation of theVGA 24 will be described in greater detail below. The A/D converter 26 converts the output of theVGA 24, or VO, into a digital output, DOUT. DOUT is then sent from the A/D converter 26 to a digital input/output (I/O)circuit 28. The digital I/O circuit 28 acts as an interface between the analogfront end circuit 10 and a subsequent network device circuit. - Digital data output signals received from the subsequent network device circuit by the analog
front end circuit 10 are received by the digital I/O circuit 28. The digital data output signals are converted into a transmit analog signal by a digital to analog (D/A)converter 30. The transmit analog signal is conditioned by anotherVGA 32. TheVGA 32 acts as an adjustable gain transmit attenuater to allow for flexibility in setting the transmit power of the analogfront end circuit 10. The attenuated signal is further conditioned by afilter 34. The filtered, attenuated transmit signal is optionally passed through atransmit switch 36 before being sent to thetelephone line 12 through theelectronic hybrid circuit 18 and thecircuit 14. - One function of the I/
O circuit 28 is to provide feedback signals to theVGA 20, theVGA 24 and theVGA 32. The feedback signals are used byVGAs - With additional reference to FIG. 2, a schematic of the
VGA 24 is illustrated. The VGA 24 is a programmable amplifier implemented in standards CMOS. The gain of theVGA 24 is adjusted by varying an input attenuater, or firstselectable impedance 44, and a secondselectable impedance 46 connected to afeedback impedance 48. As illustrated in FIG. 2, the firstselectable impedance 44 and the secondselectable impedance 46 are continuous potentiometers having total resistance values of R1 and R2 respectively. The potentiometers are one illustrative embodiment of the invention and one skilled in the art will appreciate that theselectable impedances impedances feedback impedance 48 has a fixed value, or RF. - The first
selectable impedance 44 and the secondselectable impedance 46 are controlled by feedback from the digital I/O circuit 28. More specifically, the digital I/O circuit 28 has adigital monitoring circuit 50 providing feedback to theVGA 24. Thedigital monitoring circuit 50 monitors the digital output of theAID converter 26, or DOUT. Thedigital monitoring circuit 50 collects information and statistics regarding the value of DOUT which are used to adjust the feedback provided to theVGA 24. The statistics and information include signal output levels of the A/D converter 26. If the output of the A/D converter 26 is consistently at or near the upper end of the dynamic range of theAID converter 26, Vo may be saturating the A/D converter 26 anddigital monitoring circuit 50 will provide feedback to theVGA 24 to attenuate VI or reduce the current gain setting of theVGA 24. On the other hand, if DOUT is consistently less than the full dynamic range of the A/D converter 26, the digital monitoring circuit will provide feedback to theVGA 24 to amplify VI to take advantage of the full dynamic range of the A/D converter 26. For example, if the digital output of the A/D converter 26 is consistently within the first 60% of the dynamic range of the A/D converter, thedigital monitoring circuit 50 will provide feedback to theVGA 24 so that the gain of theVGA 24 is increased to amplify the signal provided to the A/D converter 26. The foregoing statistics and information about DOUT is collected by monitoring DOUT'S average signal value and determining whether the average signal is within a certain dynamic range for a certain time period, such as 1.0 msec to 1.0 psec. One skilled in the art will appreciate that other statistical and/or signal level sampling methods can be used and are considered to be within the scope of the present invention. As a more detailed example, the following table illustrates a sample gain determination look-up table. The factor to increase the gain by is selected conservatively so as not to overly increase the gain of theVGA 24 in a short period of time thereby saturating the A/D converter 26.TABLE 1 Monitored Dynamic Range of DOUT: Increase Gain by Factor of: 0-40% 2 to 2.5 40-50% 1.75 to 2 50-60% 1.5 to 1.66 60-70% 1.3 to 1.43 75-80% 1.2 to 1.25 80-85% 1.15 to 1.18 85-90% 1.08 to 1.11 90-95% 1 to 1.05 - The feedback signals produced by the
digital monitoring circuit 50 can also be used to assist the analogfront end circuit 10 recover signals that have been modulated using different standards, such as pulse position modulating (PPM) and frequency diverse quadrature amplitude modulation (QAM). Accordingly, the digital I/O circuit 28 is provided with a modulation detection and feedback circuit, or QAM/PPM RxGAIN select circuit 52 (FIG. 1). The signal modulation type is detected by the QAM/PPM REGAINselect circuit 52 and a corresponding gain feedback signal for the modulation type (RxGAIN) is produced to adjust the gain of theVGA 24 to coordinate with the power envelope of the modulation type. The gain feed back signal for the modulation type, RxGAIN, is factored into the feedback signal produced by thedigital monitoring circuit 50 used to determine if the full range of the A/D converter 26 is being utilized. - The QAM/PPM RxGAIN
select circuit 52 takes the digital samples from the A/D converter 26, or DOUT, and processes the digital samples with a Hilbert transformer. Using known techniques, the Hilbert transformer separates an I channel signal, or I, and a Q channel signal, or G, from the digital samples. The I channel signal and the Q channel signal are input to an envelope detector which, utilizing known techniques, calculates the square root of the sum of I2+Q2 and generates an envelope signal representative thereof. The I channel signal and the Q channel signal are also coupled to an equalizer and slicer for recovering QAM modulated data, while the envelope signal is coupled to a decoder circuit for recovering PPM modulated data. The envelope signal is also coupled to each of a QAM automatic gain control (AGC) circuit and a PPM AGC circuit. The QAM AGC circuit functions to generate a QAM gain value (QAM RxGain) while the PPM AGC circuit functions to generate a PPM gain value (PPM RxGain). A multiplexer, controlled by a gain select signal, operates to select one of the QAM RxGain and the PPM RxGain signals. The selected gain signal, either QAM RxGain or PPM RxGain, from multiplexer is input to a thedigital monitoring circuit 50 in either digital or analog form. The envelope signal is also input to a low pass filter for generating a filtered envelope signal which, in turn, is coupled to a carrier sense circuit for detecting the presence of a continuous carrier (e.g. QAM carrier) and generates the above-mentioned gain select signal to control the multiplexer. - With continued reference to FIG. 2, the
VGA 24 is a current feedback amplifier having an amplifying component, oroperational amplifier 60. The operational amplifier has a first input, ornon-inverting input 62, to which VI is applied through the firstselectable impedance 44. Theoperational amplifier 60 has a second input, or invertinginput 64, connected to anoutput 66 of theoperational amplifier 60 through thefeedback impedance 48. The non-inverting input is also connected to afirst terminal 68 of the secondselectable impedance 46. Asecond terminal 70 of the secondselectable impedance 46 is connected to a ground or other voltage reference. The input voltage to theVGA 24, or VI, is connected to afirst terminal 72 of the firstselectable impedance 44. Asecond terminal 74 of the firstselectable impedance 44 is connected to ground or other voltage reference. Anoutput 76 of the firstselectable impedance 44 is connected to thenon-inverting input 62 of theoperational amplifier 60. Theoutput 66 of theoperational amplifier 60 is connected to an input of the A/D converter 26. - As mentioned, the first
selectable impedance 44 has a total resistance value of R1. A first feedback signal, or signals, controls the firstselectable impedance 44 such that a portion of R1 is present between thesecond terminal 74 and theoutput 76 of the firstselectable impedance 44. This portion of R1, or αR1, represents a percentage of impedance connected between thesecond terminal 74 and the output 78. The balance of R1, or (1−α)R1, represents the percentage of R1 connected between thefirst terminal 72 and theoutput 76. A second feedback signal, or signals, controls the secondselectable impedance 46 such that a portion of R1 is present between the invertinginput 64, orfirst terminal 68, and thesecond terminal 70. This portion of R2, or βR2, is the amount of impedance between thefirst terminal 68 and thesecond terminal 70. As one skilled in the art will appreciate, the gain of theVGA 24 can be expressed by the following equation. - Referring to FIG. 3, an embodiment of the first
selectable impedance 44 is illustrated in greater detail. The firstselectable impedance 44 has aresistor ladder 80, or other type of voltage divider, and amultiplexer 82. Theresistor ladder 80 has an overall impedance value of R1 And is made up of a series ofindividual resistors 84. Themultiplexer 82 selects which part of theresistor ladder 80 is connected between thefirst terminal 72 and theoutput 76, or (1−α)R1, thereby also determining the portion of theresistor ladder 80 connected between thesecond terminal 74 and theoutput 76, or αR1. The selection is made by coupling one of a series oftaps 85 to theoutput 76. One skilled in the art will appreciate that the series ofindividual resistors 84 making up theresistor ladder 80 need not have the same impedance value. The impedance values of theresistors 84 can be the same, linearly related, or non-linearly related, such as logarithmically related. The number ofindividual resistors 84 and their impedance values can be adjusted to result in almost any transfer curve desired. In fact, the actual values of theindividual resistors 84 is less important than the percentage of impedance above and below the selectedtap 85 of the firstselectable impedance 44. - The
multiplexer 82 is controlled by one or more feedback lines from thedigital monitoring circuit 50. The feedback lines are in the form of multiplexer select lines, or α select, used to control or actuate themultiplexer 82. Themultiplexer 82 is a potential source of error for theVGA 24. Therefore, it is desirable to avoid creating a voltage drop across the switching mechanism of themultiplexer 82. Therefore, the switching mechanism of themultiplexer 82 is a series of MOS transistors controlled by the α select feedback lines from thedigital monitoring circuit 50. The feedback signals, or α select, are digital signals to provide digital control of theVGA 24. NMOS and CMOS implementations of multiplexers which are adapted to receive digital select signals and multiplex, or couple, one of a plurality of taps, or inputs, to a single output are known in the art. Examples of such multiplexers are described in Donald G. Fink and Donald Christiansen, Electronics Engineers Handbook 3d. Ed., 1989, pgs. 16:49-53, incorporated herein by reference. - Referring to FIG. 4, the second selectable impedance is also provided with a
resistor ladder 86 made up of a series ofindividual resistors 88, or other type of voltage divider, and amultiplexer 90 for coupling one of a series oftaps 92 to thefirst terminal 68. Similar to the firstselectable impedance 44, the secondselectable impedance 46 receives feedback from thedigital monitoring circuit 50 in the form of β select lines to determine which portion of theresistor ladder 86 is connected between thefirst terminal 68 and thesecond terminal 70 of the secondselectable impedance 46, or βR2. The impedance values of theindividual resistors 88 can be equal, linearly related or non-linearly related. It should be appreciated that thedigital monitoring circuit 50 coordinates the α select and β select feedback signals so that the firstselectable impedance 44 and the secondselectable impedance 46 can be individually or concurrently adjusted to provide theVGA 24 with the desired gain, attenuation or unity gain. The same type of MOS multiplexer used for the firstselectable impedance 44 can be used in the secondselectable impedance 46. - It is noted that by using a pair of
selectable impedances digital monitoring circuit 50 adjust the gain of the amplifier, a high degree of gain control is possible with a small number of individual resistors in theresistor ladders selectable impedances VGA 24. For example, thedigital monitoring circuit 50 can be provided with a memory for storing a look-up table with α and β select feedback values. - To provide stable amplification of the voltage signal VI at a constant bandwidth, the
operational amplifier 60 of theVGA 24 is implemented as a current feedback amplifier to attain the benefits of constant bandwidth with closed loop gain. It is possible that the analog front end circuit will be used to communicate with other devices with more than one bandwidth. With this in mind, theVGA 24 can be adjusted with a selectable compensation capacitor network 94 (FIG. 5) coupled to theamplifier 60. Theoperational amplifier 60 is provided with a compensation note 96 (FIG. 2) which is connected to one of a plurality ofcapacitors 98 through amultiplexer 100. Each of thecapacitors 98 has a different capacitance value which corresponds to an appropriate compensation for theamplifier 60 to provide closed loop gain at a selectable constant bandwidth. Themultiplexer 100 is the same type ofmultiplexers selectable impedances multiplexer 100 is controlled by compensation select feedback lines, or comp, select, controlled either by a bandwidth monitor in thedigital monitoring circuit 50, theelectronic hybrid circuit 18 or a separate bandwidth monitoring circuit connected to the receive side of the analogfront end circuit 10. The selectablecompensation capacitor network 94 and the variable gain capability of theVGA 24 allows theVGA 24 to provide an analog voltage signal to the A/D converter 26 which maximizes the dynamic range of the A/D converter 26 as the analog signal VI amplitude varies and as the bandwidth of the received signal varies. - Although particular embodiments of the invention have been described in detail, it is understood that the invention is not limited correspondingly in scope, but includes all changes, modifications and equivalents coming within the spirit and terms of the claims appended hereto.
Claims (22)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/770,065 US6424221B1 (en) | 2000-06-19 | 2001-01-25 | Programmable gain amplifier for use in data network |
KR1020027017335A KR100734535B1 (en) | 2000-06-19 | 2001-02-27 | Programmable gain amplifier for use in a data network |
JP2002504027A JP2003536343A (en) | 2000-06-19 | 2001-02-27 | Programmable gain amplifier for use in data networks |
CNB018110096A CN100380812C (en) | 2000-06-19 | 2001-02-27 | Programmable gain amplifier for use in data network |
EP01918273A EP1305882B1 (en) | 2000-06-19 | 2001-02-27 | Programmable gain amplifier for use in a data network |
PCT/US2001/006393 WO2001099285A1 (en) | 2000-06-19 | 2001-02-27 | Programmable gain amplifier for use in a data network |
DE60115050T DE60115050T2 (en) | 2000-06-19 | 2001-02-27 | AMPLIFIER WITH PROGRAMMABLE GAIN FOR USE IN A DATA NETWORK |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US21246300P | 2000-06-19 | 2000-06-19 | |
US09/770,065 US6424221B1 (en) | 2000-06-19 | 2001-01-25 | Programmable gain amplifier for use in data network |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020024385A1 true US20020024385A1 (en) | 2002-02-28 |
US6424221B1 US6424221B1 (en) | 2002-07-23 |
Family
ID=26907171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/770,065 Expired - Lifetime US6424221B1 (en) | 2000-06-19 | 2001-01-25 | Programmable gain amplifier for use in data network |
Country Status (7)
Country | Link |
---|---|
US (1) | US6424221B1 (en) |
EP (1) | EP1305882B1 (en) |
JP (1) | JP2003536343A (en) |
KR (1) | KR100734535B1 (en) |
CN (1) | CN100380812C (en) |
DE (1) | DE60115050T2 (en) |
WO (1) | WO2001099285A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030142741A1 (en) * | 2002-01-30 | 2003-07-31 | Rf Saw Components, Incorporated | Modulation by phase and time shift keying and method of using the same |
US20060205343A1 (en) * | 2005-03-11 | 2006-09-14 | Runyon Donald L | Wireless repeater with feedback suppression features |
US20070258548A1 (en) * | 2006-05-05 | 2007-11-08 | Nextwave Broadband, Inc. | Modulation dependent automatic gain control |
US20080008198A1 (en) * | 2004-03-08 | 2008-01-10 | Christopher Young | Method and system for improving dynamic range for communication systems using upstream analog information |
US9391656B2 (en) * | 2014-08-11 | 2016-07-12 | Syntropy Systems, Llc | Distributed noise shaping apparatus |
US9634700B2 (en) * | 2014-08-11 | 2017-04-25 | Syntropy Systems, Llc | Distributed noise shaping apparatus |
US9654128B2 (en) | 2010-01-05 | 2017-05-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US20230238977A1 (en) * | 2022-01-23 | 2023-07-27 | Samsung Display Co., Ltd. | Multi-purpose compensation circuits for high-speed receivers |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6795548B2 (en) * | 2000-01-05 | 2004-09-21 | Texas Instruments Incorporated | Method and system for data communication |
US7120208B1 (en) * | 2000-03-23 | 2006-10-10 | Advanced Micro Devices, Inc. | Device and method for adjusting input gain for multiple signal formats in a data network |
US7305006B1 (en) | 2001-08-24 | 2007-12-04 | Westell Technologies, Inc. | System for allowing a single device to share multiple transmission lines |
DE10300705B4 (en) * | 2002-01-15 | 2006-03-16 | Mediatek Inc. | Method and control device for controlling an automatic gain control unit |
US7356314B2 (en) * | 2003-04-17 | 2008-04-08 | Kyocera Wireless Corp. | Systems and methods for reusing a low noise amplifier in a wireless communications device |
US7268714B2 (en) * | 2005-06-17 | 2007-09-11 | Analog Devices, Inc. | Rapid response current measurement system and method |
CN1808285B (en) * | 2006-01-26 | 2010-07-28 | 上海微电子装备有限公司 | High-precision analog-to-digital converter based on PGA and control method thereof |
US7855576B1 (en) * | 2006-04-19 | 2010-12-21 | Altera Corporation | Versatile common-mode driver methods and apparatus |
DE102006025116B4 (en) * | 2006-05-30 | 2020-06-04 | Austriamicrosystems Ag | Adjustable analog-digital converter arrangement and method for analog-digital conversion |
US20110285451A1 (en) * | 2010-05-20 | 2011-11-24 | Texas Instruments Incorporated | Precision voltage divider |
EP2498400A1 (en) | 2011-03-11 | 2012-09-12 | Dialog Semiconductor GmbH | A delta-sigma modulator approach to increased amplifier gain resolution |
EP2592751B1 (en) | 2011-11-14 | 2017-05-31 | Dialog Semiconductor GmbH | A sigma-delta modulator for increased volume resolution in audio output stages |
CN103152230B (en) * | 2011-12-06 | 2016-04-06 | 扬智电子科技(上海)有限公司 | Ethernet PHY transceiver and gain selection method thereof and clock pulse system of selection |
WO2014011862A2 (en) * | 2012-07-11 | 2014-01-16 | Maxlinear, Inc. | Method and system for gain control for time-interleaved analog-to-digital convertor (adc) |
CN105738848B (en) * | 2014-12-08 | 2019-10-18 | 华润矽威科技(上海)有限公司 | A kind of self-calibration circuit and method for self-calibrating |
US10139438B2 (en) * | 2016-08-25 | 2018-11-27 | Intel Corporation | Apparatus and method for calibrating high speed serial receiver analog front end and phase detector |
EP3605846B1 (en) * | 2018-08-02 | 2021-07-21 | Helmut-Schmidt-Universität, Universität der Bundeswehr Hamburg | Method and circuit arrangement for analog/digital conversion of electrical signals |
CN111223621B (en) * | 2018-11-26 | 2022-07-19 | 致茂电子(苏州)有限公司 | Resistor with a resistor element |
CN112187203B (en) * | 2020-09-14 | 2022-06-21 | 北京航空航天大学 | Automatic gain control circuit and gain adjusting method thereof |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57138208A (en) * | 1981-02-20 | 1982-08-26 | Hitachi Ltd | Power detecting circuit and gain control circuit using it |
US4462003A (en) | 1983-01-10 | 1984-07-24 | Sony/Tektronix | Variable gain amplifier |
JPS61274432A (en) * | 1985-05-29 | 1986-12-04 | Toshiba Corp | Automatic gain control circuit |
JPS6211170A (en) * | 1986-07-25 | 1987-01-20 | Hitachi Ltd | Power detection circuit |
WO1988009581A1 (en) * | 1987-05-26 | 1988-12-01 | Xicor, Inc. | A nonvolatile nonlinear reprogrammable electronic potentiometer |
US4929909A (en) | 1989-03-27 | 1990-05-29 | Analog Devices, Inc. | Differential amplifier with gain compensation |
US5220219A (en) | 1989-05-09 | 1993-06-15 | Telerate Systems Incorporated | Electronically controlled variable gain amplifier |
FR2656930B1 (en) | 1990-01-05 | 1992-10-02 | Alcatel Radiotelephone | CIRCUIT FOR DIGITAL MEASUREMENT OF AN ELECTRICAL SIGNAL. |
FR2665988B1 (en) * | 1990-08-14 | 1996-11-22 | Cit Alcatel | METHOD AND DEVICE FOR AUTOMATIC GAIN CONTROL OF A VARIABLE GAIN AMPLIFIER AND THEIR APPLICATION TO THE GAIN CONTROL OF A TUNER, PARTICULARLY FOR A VIDEO COMMUNICATION NETWORK. |
US5077541A (en) | 1990-08-14 | 1991-12-31 | Analog Devices, Inc. | Variable-gain amplifier controlled by an analog signal and having a large dynamic range |
US5250913A (en) | 1992-02-21 | 1993-10-05 | Advanced Micro Devices, Inc. | Variable pulse width phase detector |
US5245229A (en) * | 1992-02-28 | 1993-09-14 | Media Vision | Digitally controlled integrated circuit anti-clipping mixer |
US5345185A (en) | 1992-04-14 | 1994-09-06 | Analog Devices, Inc. | Logarithmic amplifier gain stage |
US5298811A (en) | 1992-08-03 | 1994-03-29 | Analog Devices, Inc. | Synchronous logarithmic amplifier |
FI96077C (en) | 1992-11-23 | 1996-04-25 | Salon Televisiotehdas Oy | Circuit arrangements for expanding the virtual dynamic range of a digital audio signal processor |
JPH0730824A (en) * | 1993-07-07 | 1995-01-31 | Matsushita Electric Ind Co Ltd | Digital broadcast receiver |
US5432478A (en) | 1994-01-21 | 1995-07-11 | Analog Devices, Inc. | Linear interpolation circuit |
US5459679A (en) * | 1994-07-18 | 1995-10-17 | Quantum Corporation | Real-time DC offset control and associated method |
US5489868A (en) | 1994-10-04 | 1996-02-06 | Analog Devices, Inc. | Detector cell for logarithmic amplifiers |
JPH08330868A (en) * | 1995-05-31 | 1996-12-13 | Canon Inc | Variable gain circuit |
US5581213A (en) * | 1995-06-07 | 1996-12-03 | Hughes Aircraft Company | Variable gain amplifier circuit |
US5684431A (en) | 1995-12-13 | 1997-11-04 | Analog Devices | Differential-input single-supply variable gain amplifier having linear-in-dB gain control |
JPH09307380A (en) * | 1996-05-13 | 1997-11-28 | Toshiba Corp | Radio communication equipment with agc function |
JP3130794B2 (en) | 1996-05-27 | 2001-01-31 | 日本電気株式会社 | Demodulator |
JPH09331222A (en) | 1996-06-11 | 1997-12-22 | Nec Corp | Correcting device for gain control signal |
US6069899A (en) | 1997-08-28 | 2000-05-30 | Broadcam Homenetworking, Inc. | Home area network system and method |
JPH11225028A (en) * | 1998-02-05 | 1999-08-17 | Toyota Motor Corp | Variable gain amplifier |
US6226322B1 (en) * | 1998-03-30 | 2001-05-01 | Texas Instruments Incorporated | Analog receive equalizer for digital-subscriber-line communications system |
US6034569A (en) * | 1998-06-11 | 2000-03-07 | Capella Microsystems, Inc. | Amplifier offset cancellation system |
JP3024755B2 (en) * | 1998-06-24 | 2000-03-21 | 日本電気株式会社 | AGC circuit and control method therefor |
US5999056A (en) | 1998-06-30 | 1999-12-07 | Philips Electronics North Amercia Corporation | Variable gain amplifier using impedance network |
JP2000091864A (en) * | 1998-09-16 | 2000-03-31 | Matsushita Electric Ind Co Ltd | Automatic gain control circuit and receiving device equipped with the circuit and automatic gain control method in receiving device and recording medium |
US6127893A (en) | 1998-09-18 | 2000-10-03 | Tripath Technology, Inc. | Method and apparatus for controlling an audio signal level |
US6144244A (en) | 1999-01-29 | 2000-11-07 | Analog Devices, Inc. | Logarithmic amplifier with self-compensating gain for frequency range extension |
-
2001
- 2001-01-25 US US09/770,065 patent/US6424221B1/en not_active Expired - Lifetime
- 2001-02-27 KR KR1020027017335A patent/KR100734535B1/en not_active IP Right Cessation
- 2001-02-27 CN CNB018110096A patent/CN100380812C/en not_active Expired - Lifetime
- 2001-02-27 WO PCT/US2001/006393 patent/WO2001099285A1/en active IP Right Grant
- 2001-02-27 EP EP01918273A patent/EP1305882B1/en not_active Expired - Lifetime
- 2001-02-27 DE DE60115050T patent/DE60115050T2/en not_active Expired - Lifetime
- 2001-02-27 JP JP2002504027A patent/JP2003536343A/en active Pending
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030142741A1 (en) * | 2002-01-30 | 2003-07-31 | Rf Saw Components, Incorporated | Modulation by phase and time shift keying and method of using the same |
US20080008198A1 (en) * | 2004-03-08 | 2008-01-10 | Christopher Young | Method and system for improving dynamic range for communication systems using upstream analog information |
US20060205343A1 (en) * | 2005-03-11 | 2006-09-14 | Runyon Donald L | Wireless repeater with feedback suppression features |
US20070258548A1 (en) * | 2006-05-05 | 2007-11-08 | Nextwave Broadband, Inc. | Modulation dependent automatic gain control |
US7881411B2 (en) * | 2006-05-05 | 2011-02-01 | Wi-Lan, Inc. | Modulation dependent automatic gain control |
US9654128B2 (en) | 2010-01-05 | 2017-05-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US9391656B2 (en) * | 2014-08-11 | 2016-07-12 | Syntropy Systems, Llc | Distributed noise shaping apparatus |
US9634700B2 (en) * | 2014-08-11 | 2017-04-25 | Syntropy Systems, Llc | Distributed noise shaping apparatus |
US20230238977A1 (en) * | 2022-01-23 | 2023-07-27 | Samsung Display Co., Ltd. | Multi-purpose compensation circuits for high-speed receivers |
Also Published As
Publication number | Publication date |
---|---|
KR100734535B1 (en) | 2007-07-04 |
DE60115050T2 (en) | 2006-07-20 |
JP2003536343A (en) | 2003-12-02 |
CN1436403A (en) | 2003-08-13 |
EP1305882B1 (en) | 2005-11-16 |
KR20030047902A (en) | 2003-06-18 |
US6424221B1 (en) | 2002-07-23 |
EP1305882A1 (en) | 2003-05-02 |
CN100380812C (en) | 2008-04-09 |
DE60115050D1 (en) | 2005-12-22 |
WO2001099285A1 (en) | 2001-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6424221B1 (en) | Programmable gain amplifier for use in data network | |
US7598808B2 (en) | Gigabit ethernet transceiver with analog front end | |
US6831975B1 (en) | Digital subscriber line (DSL) modem compatible with home networks | |
CA1135430A (en) | Automatic equalization for digital transmission systems | |
CA1117431A (en) | Syllabic compander with logarithmic chain | |
US6894558B2 (en) | Adjustable bandwidth high pass filter for large input signal, low supply voltage applications | |
US7483528B2 (en) | Loop extender with selectable line termination and equalization | |
US20040140840A1 (en) | High linearity large bandwidth, switch insensitive, programmable gain attenuator | |
WO2001043383A1 (en) | Method and apparatus for reliable reception of vdsl signals | |
US6741644B1 (en) | Pre-emphasis filter and method for ISI cancellation in low-pass channel applications | |
US20040066226A1 (en) | Minimizing noise in data channels implemented using frequency division multiplexing | |
US5717716A (en) | Quasi-adaptive analog equalization method and apparatus | |
US7120208B1 (en) | Device and method for adjusting input gain for multiple signal formats in a data network | |
WO1994029955A1 (en) | Bridge-tap equalizer method and apparatus | |
US4899365A (en) | Apparatus and method for adaptive amplitude equalization | |
JP2002232859A (en) | Two-way amplifier and two-way catv system | |
WO2002039733A2 (en) | Frequency agile adaptive automatic gain control circuit | |
WO2001082545A2 (en) | Device and method for signal sampling at multiple clock rates | |
KR100243692B1 (en) | Analogue front end circuit over telephone lines for high bit rate data transfer | |
EP1237294B1 (en) | Method and apparatus for equalizing channel characteristics in a computer extension system | |
JPH08331108A (en) | Line terminating circuit | |
US20050185603A1 (en) | Transceiver for full duplex communication systems | |
WO2002001713A2 (en) | Dynamic range extension with gain correction | |
JPH0550169B2 (en) | ||
JPH0595336A (en) | Communication equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KORN, THOMAS;REEL/FRAME:011920/0219 Effective date: 20010613 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AMD TECHNOLOGIES HOLDINGS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:022764/0488 Effective date: 20090302 Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMD TECHNOLOGIES HOLDINGS, INC.;REEL/FRAME:022764/0544 Effective date: 20090302 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |