US20020014916A1 - Silent start - Google Patents

Silent start Download PDF

Info

Publication number
US20020014916A1
US20020014916A1 US09/864,135 US86413501A US2002014916A1 US 20020014916 A1 US20020014916 A1 US 20020014916A1 US 86413501 A US86413501 A US 86413501A US 2002014916 A1 US2002014916 A1 US 2002014916A1
Authority
US
United States
Prior art keywords
amplifier
silent
output
push
switching unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/864,135
Other versions
US6384678B2 (en
Inventor
Marco Berkhout
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to KONINKLIJKE PHILIPS ELECTRONICS N.V. reassignment KONINKLIJKE PHILIPS ELECTRONICS N.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BERKHOUT, MARCO
Publication of US20020014916A1 publication Critical patent/US20020014916A1/en
Application granted granted Critical
Publication of US6384678B2 publication Critical patent/US6384678B2/en
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Assigned to PHILIPS SEMICONDUCTORS INTERNATIONAL B.V. reassignment PHILIPS SEMICONDUCTORS INTERNATIONAL B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Assigned to NXP B.V. reassignment NXP B.V. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PHILIPS SEMICONDUCTORS INTERNATIONAL B.V.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/30Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
    • H03F1/305Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters in case of switching on or off of a power supply
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • H03F3/2171Class D power amplifiers; Switching amplifiers with field-effect devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/26Push-pull amplifiers; Phase-splitters therefor
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/78A comparator being used in a controlling circuit of an amplifier
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45138Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers

Definitions

  • the invention relates to a push-pull amplifier as described in the preamble of claim 1.
  • a silent start Class D amplifier wherein start-up noise is corrected by adding an analog switch to the integrator circuit.
  • a silent start switch connects a variable resistance to a comparator input. The resistance gradually increases to overcome start-up noise.
  • a disadvantage of this known silent start Class D amplifier is that activating the switching unit is done at a completely arbitrary moment.
  • a push-pull amplifier comprises the features of claim 1.
  • the invention provides the possibility to firstly bring the loop approximately at the required level and secondly to wait with the switching on moment till the moment at which the start up noise is as small as possible.
  • FIG. 1 schematically an example of a push-pull amplifier
  • FIG. 2 schematically the equivalent circuit during start-up
  • FIG. 3 the optimal start-up moments
  • FIG. 4 an example of the silent loop circuit
  • FIG. 5 an example of the comparator input signals in silent mode
  • FIG. 6 a circuit with the silent start circuits
  • FIG. 7 an example of the silent start logic implementation.
  • FIG. 1 shows block-schematic an example of a push-pull amplifier PPA according to the invention.
  • the amplifier receives the input signal.
  • the input unit IU is coupled to a pulse-width modulator PWM, which is coupled with an output to a switching unit SU.
  • the switching unit supplies an output signal via a demodulation filter DF to the output O of the amplifier.
  • the pulse-width modulator PWM is coupled in a feedback loop with a feedback element RF which is coupled with one side to the output of the switching unit SU and with the other side to the input of the pulse-width modulator.
  • the pulse-width modulator further comprises a first integrator FI and a second integrator SI and a comparator COM, the input of the first integrator is coupled to the output of the input unit IU and the input of the second integrator is coupled to an output of the first integrator FI and also coupled to an oscillator OSC.
  • the switching unit SU comprises a switch control unit SCU and a first and second switch SW 1 , SW 2 , respectively.
  • the demodulation filter DF is in this example shown as an inductance L and a capacitance C can be a second order low-pass demodulation filter, or higher order demodulation filter.
  • a common problem with audio amplifiers is the occurrence of noises in the loudspeaker when the amplifier is switched on. Considerable design effort is usually needed to reduce this start-up noise or ‘plop’. In a Class D feedback amplifier two mechanisms contribute to start-up noise.
  • the initial condition of the integrators (FI, SI see FIG. 1) in the loop is undefined and usually not even near the steady state region. Therefore, the loop needs some time to settle. Since the switching unit is active during this settling this can lead to audible noises in the loudspeaker. Ideally, the output of the amplifier produces a 50% dutycycle squarewave signal directly after start-up.
  • the output of the switching unit is usually in a high-ohmic state to prevent DC current in the loudspeaker. At a certain moment in time the output starts switching. Even if the amplifier is able to produce a perfect pulse width modulated signal with 50% dutycycle directly after start-up this always results in a response in the loudspeaker because the demodulation filter needs to settle.
  • FIG. 2 shows schematically the equivalent circuit during start up.
  • the first problem can easily be solved by using a secondary feedback loop.
  • This current can be emulated by a switched current source that is controlled by the same comparator output as used to control the switching unit.
  • the pulse width modulator PWM 4 operates as follows. As long as the switching unit (SU, see FIG. 1) is not enabled, no current is fed back through resistor R 1 . In this case the switched current source (SCU, see FIG. 1) is enabled and a current +I silent or ⁇ I silent is fed back to the virtual ground. As far as the loop is concerned this situation is equivalent to the situation where the switching unit is enabled and the switched current source SS 4 is disabled as long as I silent equals I fb . Consequently, the loop converges to steady state. After steady state is reached, which is within a few clock-cycles, the switched current source is disabled and the switching unit is enabled simultaneously. This secondary feedback configuration is called the silent loop since it operates only if the switching unit is disabled.
  • the second problem is to determine the optimal moment to switch between the silent loop and the main loop.
  • the internal signals can be exploited. Since the silent loop is equivalent to the main loop the internal signals in silent mode are identical to those in normal mode. These signals are shown in FIG. 5.
  • the optimal moment to enable the switching unit is when the plus signal crosses zero. This moment can easily be detected by a second comparator COM 62 as shown in FIG. 6.
  • the output signal of this comparator is called the sync signal.
  • the signal that enables the switching unit has to be synchronized with the rising edge of the sync signal.
  • SSLOG 6 simple logic circuit
  • the inverting input of the second compurgator is not connected to the signal ground but to a low pass filtered version of the plus signal. This has been done to compensate for offset errors which cause a DC component to the internal signals which influences the timing.
  • the signal path contains two switched current sources.
  • the function of these sources is to either sink or source a current of constant magnitude depending on a logic control signal.
  • FIG. 7 shows an implementation of the silent start logic circuit SSLOG 7 .

Abstract

The invention relates to a push-pull amplifier having a silent start circuit. To overcome the problem of noise during start up the amplifier of the invention comprises a silent start circuit, which decides the “perfect” moment to start the power switches without the known start-up noise.

Description

  • The invention relates to a push-pull amplifier as described in the preamble of [0001] claim 1.
  • From the U.S. Pat. No. 5,805,020 a silent start Class D amplifier is known wherein start-up noise is corrected by adding an analog switch to the integrator circuit. In an alternate embodiment a silent start switch connects a variable resistance to a comparator input. The resistance gradually increases to overcome start-up noise. [0002]
  • A disadvantage of this known silent start Class D amplifier is that activating the switching unit is done at a completely arbitrary moment. [0003]
  • It is an object of the invention to provide a push-pull amplifier and a silent start circuit, which do not have the disadvantages of the known amplifier and silent start circuit. To this end, a push-pull amplifier comprises the features of [0004] claim 1. The invention provides the possibility to firstly bring the loop approximately at the required level and secondly to wait with the switching on moment till the moment at which the start up noise is as small as possible.
  • Embodiments of the invention are described in the dependent claims. [0005]
  • Herewith a cross-reference is made to the following co-pending applications of the same applicant and of the same date: “Carrousel handshake” applicant's ref. No. ID603908, Application No. 0 201 818.2 “Level shifter” applicant's ref. No. ID604680, Application No. 0 201 826.5 “PWM limiter” applicant's ref No. ID604682, Application No. 0 201 828.1 “Demodulation filter” applicant's ref. No. ID604683, Application No. 0 201 829.9. [0006]
  • These and other aspects of the invention will be apparent from and elucidated with reference to the examples described hereinafter. Herein shows [0007]
  • FIG. 1 schematically an example of a push-pull amplifier, [0008]
  • FIG. 2 schematically the equivalent circuit during start-up, [0009]
  • FIG. 3 the optimal start-up moments, [0010]
  • FIG. 4 an example of the silent loop circuit, [0011]
  • FIG. 5 an example of the comparator input signals in silent mode, [0012]
  • FIG. 6 a circuit with the silent start circuits, and [0013]
  • FIG. 7 an example of the silent start logic implementation.[0014]
  • FIG. 1 shows block-schematic an example of a push-pull amplifier PPA according to the invention. Via an input unit IU the amplifier receives the input signal. The input unit IU is coupled to a pulse-width modulator PWM, which is coupled with an output to a switching unit SU. The switching unit supplies an output signal via a demodulation filter DF to the output O of the amplifier. The pulse-width modulator PWM is coupled in a feedback loop with a feedback element RF which is coupled with one side to the output of the switching unit SU and with the other side to the input of the pulse-width modulator. The pulse-width modulator further comprises a first integrator FI and a second integrator SI and a comparator COM, the input of the first integrator is coupled to the output of the input unit IU and the input of the second integrator is coupled to an output of the first integrator FI and also coupled to an oscillator OSC. [0015]
  • The switching unit SU comprises a switch control unit SCU and a first and second switch SW[0016] 1, SW2, respectively. The demodulation filter DF is in this example shown as an inductance L and a capacitance C can be a second order low-pass demodulation filter, or higher order demodulation filter.
  • Instead of using two integrators it is also possible to use only one integrator. At the inverting input of the comparator for example a saw tooth signal can then be supplied. [0017]
  • A common problem with audio amplifiers is the occurrence of noises in the loudspeaker when the amplifier is switched on. Considerable design effort is usually needed to reduce this start-up noise or ‘plop’. In a Class D feedback amplifier two mechanisms contribute to start-up noise. [0018]
  • First, when the amplifier is started, the initial condition of the integrators (FI, SI see FIG. 1) in the loop is undefined and usually not even near the steady state region. Therefore, the loop needs some time to settle. Since the switching unit is active during this settling this can lead to audible noises in the loudspeaker. Ideally, the output of the amplifier produces a 50% dutycycle squarewave signal directly after start-up. [0019]
  • Second, before start-up the output of the switching unit is usually in a high-ohmic state to prevent DC current in the loudspeaker. At a certain moment in time the output starts switching. Even if the amplifier is able to produce a perfect pulse width modulated signal with 50% dutycycle directly after start-up this always results in a response in the loudspeaker because the demodulation filter needs to settle. [0020]
  • Assuming that the amplifier is able to produce the desired 50% dutycycle squarewave signal directly, the only degree of freedom that remains is the phase at which the signal is started. [0021]
  • FIG. 2 shows schematically the equivalent circuit during start up. [0022]
  • In order to determine the optimal starting phase consider the situation shown in FIG. 3. Here the voltage source V[0023] S generates a square wave with amplitude As and a frequency ωs much higher than the cut-off frequency ωo of the filter. Initially, switch S1 is open and no energy is stored in the filter, i.e. both inductor current IL and capacitor voltage VC are zero.
  • After switch S[0024] 1 is closed and the filter has settled to steady state the inductor current IL and capacitor voltage VC change periodically. The energy stored in the inductor and capacitor are expressed as: E L = 1 2 I L 2 · L E C = 1 2 V C 2 · C
    Figure US20020014916A1-20020207-M00001
  • In steady state the total energy stored in the filter also changes periodically. The optimal time to close the switch is in the phase of the source signal where the stored energy reaches the minimal value. [0025]
  • In the stopband the energy stored in the components in a LC-filter decreases rapidly from source to load and is dominated by the element nearest to the source to load and is dominated by the element nearest to the source. In the second order filter shown in FIG. 2. the total stored energy is dominated by the inductor. Therefore the stored energy is nearly minimal when the inductor current I[0026] L is zero. The source signal VS and inductor current IL during steady state are shown in FIG. 3.
  • As can be seen in FIG. 3 the inductor current I[0027] L becomes zero twice each in each period of the source. Consequently, the optimal start-up moment is at ¼ or ¾ of the period. For the output response both moments are equivalent. However, since in is preferred that the output is switched to the lowside first in order to charge the bootstrap. Therefore, the optimal phase to start switching is at ¾ period. This derivation is also valid for higher order demodulation filters.
  • Now two problems have to be solved to realize the optimal startup behavior. First, the control loop needs to be in steady state before the output is enabled and second the output has to be enabled at the optimal moment. [0028]
  • The first problem can easily be solved by using a secondary feedback loop. As explained earlier, the signal that is fed back to the virtual ground of the first integrator in the loop is a squarewave current with amplitude I[0029] fb=Vp/R1. This current can be emulated by a switched current source that is controlled by the same comparator output as used to control the switching unit.
  • This results in the system shown in FIG. 4. The pulse width modulator PWM[0030] 4 operates as follows. As long as the switching unit (SU, see FIG. 1) is not enabled, no current is fed back through resistor R1. In this case the switched current source (SCU, see FIG. 1) is enabled and a current +Isilent or −Isilent is fed back to the virtual ground. As far as the loop is concerned this situation is equivalent to the situation where the switching unit is enabled and the switched current source SS4 is disabled as long as Isilent equals Ifb. Consequently, the loop converges to steady state. After steady state is reached, which is within a few clock-cycles, the switched current source is disabled and the switching unit is enabled simultaneously. This secondary feedback configuration is called the silent loop since it operates only if the switching unit is disabled.
  • The second problem is to determine the optimal moment to switch between the silent loop and the main loop. For this purpose the internal signals can be exploited. Since the silent loop is equivalent to the main loop the internal signals in silent mode are identical to those in normal mode. These signals are shown in FIG. 5. [0031]
  • In FIG. 5 can be seen that the optimal moment to enable the switching unit is when the plus signal crosses zero. This moment can easily be detected by a second comparator COM[0032] 62 as shown in FIG. 6. The output signal of this comparator is called the sync signal. In order to have optimal startup behavior the signal that enables the switching unit has to be synchronized with the rising edge of the sync signal. For this purpose a simple logic circuit SSLOG6 can be used.
  • Note that the inverting input of the second compurgator is not connected to the signal ground but to a low pass filtered version of the plus signal. This has been done to compensate for offset errors which cause a DC component to the internal signals which influences the timing. [0033]
  • The signal path contains two switched current sources. The function of these sources is to either sink or source a current of constant magnitude depending on a logic control signal. [0034]
  • FIG. 7 shows an implementation of the silent start logic circuit SSLOG[0035] 7.
  • It is to be noticed that above the invention has been described on the basis of an example but that the man skilled in the art is well aware of amendments without departing from the invention. [0036]

Claims (3)

1. Push-pull amplifier having an input for receiving an input signal and an output for supplying an output signal which push-pull amplifier comprises a pulse width modulator comprising at least two integrators, comparator and a feedback element, a switching unit having at least two switches coupled to the output of the pulse width modulator and a demodulator filter coupled to the output of the switching unit characterized in that the pulse width modulator comprises a silent start circuit for obtaining a start-up of the amplifier without start-up noise, which silent start circuit having a sudden loop for disabling the switching unit during start-up.
2. A push-pull amplifier as claimed in claim 1, characterized in that the push-pull amplifier is a class D amplifier.
3. Silent start circuit for use in a push-pull amplifier as claimed in claim 1.
US09/864,135 2000-05-25 2001-05-24 Silent start Expired - Lifetime US6384678B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP00201827 2000-05-25
EP00201827.3 2000-05-25
EP00201827 2000-05-25

Publications (2)

Publication Number Publication Date
US20020014916A1 true US20020014916A1 (en) 2002-02-07
US6384678B2 US6384678B2 (en) 2002-05-07

Family

ID=8171535

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/864,135 Expired - Lifetime US6384678B2 (en) 2000-05-25 2001-05-24 Silent start

Country Status (8)

Country Link
US (1) US6384678B2 (en)
EP (1) EP1293037B1 (en)
JP (1) JP2003534692A (en)
KR (1) KR100809242B1 (en)
AT (1) ATE381808T1 (en)
DE (1) DE60131972T2 (en)
ES (1) ES2296756T3 (en)
WO (1) WO2001091285A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060140644A1 (en) * 2004-12-23 2006-06-29 Paolella Arthur C High performance, high efficiency fiber optic link for analog and RF systems
US7554391B1 (en) 2008-01-11 2009-06-30 Freescale Semiconductor, Inc. Amplifier having a virtual ground and method thereof
US20100231297A1 (en) * 2006-08-15 2010-09-16 Nxp, B.V. Electronic device for self oscillating class d system
US20110018215A1 (en) * 2008-02-14 2011-01-27 Mk Partner Holding Aps Skateboard

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6998911B2 (en) 2003-12-18 2006-02-14 International Rectifier Corporation Gate control circuit with soft start/stop function
WO2005067609A2 (en) * 2004-01-07 2005-07-28 Altec Lansing Technologies, Inc. Improved power supply rejection for pulse width modulated amplifiers and automatic gain control
GB2440188B (en) * 2006-07-14 2011-06-08 Wolfson Ltd Amplifier Circuits, Methods of Starting and Stopping Amplifier Circuits
US7872522B2 (en) 2006-11-15 2011-01-18 Analog Devices, Inc. Noise reduction system and method for audio switching amplifier
CN101663813B (en) * 2007-03-14 2012-09-26 Nxp股份有限公司 A data processing system for clipping correction
CN102545800B (en) * 2010-12-29 2015-09-23 意法半导体研发(深圳)有限公司 The circuit of amplifying signal and method thereof
US9673762B2 (en) * 2014-10-24 2017-06-06 Cirrus Logic, Inc. Amplifier with adjustable ramp up/down gain for minimizing or eliminating pop noise

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57170606A (en) * 1981-04-10 1982-10-20 Sony Corp Amplifying circuit for pulse-width-modulated signal
US5160896A (en) * 1992-02-18 1992-11-03 Harman International Industries, Incorporated Class D amplifier
US5596648A (en) * 1994-04-07 1997-01-21 Fast; Lawrence R. Infrared audio transmitter system
US5805020A (en) 1996-06-27 1998-09-08 Harris Corporation Silent start class D amplifier
WO1999038255A2 (en) * 1998-01-22 1999-07-29 Koninklijke Philips Electronics N.V. Pwm amplifier

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060140644A1 (en) * 2004-12-23 2006-06-29 Paolella Arthur C High performance, high efficiency fiber optic link for analog and RF systems
US20100231297A1 (en) * 2006-08-15 2010-09-16 Nxp, B.V. Electronic device for self oscillating class d system
US7554391B1 (en) 2008-01-11 2009-06-30 Freescale Semiconductor, Inc. Amplifier having a virtual ground and method thereof
US20090179697A1 (en) * 2008-01-11 2009-07-16 Zuiss Thomas J Amplifier having a virtual ground and method thereof
US20110018215A1 (en) * 2008-02-14 2011-01-27 Mk Partner Holding Aps Skateboard

Also Published As

Publication number Publication date
KR100809242B1 (en) 2008-02-29
KR20020056876A (en) 2002-07-10
EP1293037A1 (en) 2003-03-19
ES2296756T3 (en) 2008-05-01
WO2001091285A1 (en) 2001-11-29
DE60131972D1 (en) 2008-01-31
DE60131972T2 (en) 2008-12-04
JP2003534692A (en) 2003-11-18
EP1293037B1 (en) 2007-12-19
ATE381808T1 (en) 2008-01-15
US6384678B2 (en) 2002-05-07

Similar Documents

Publication Publication Date Title
JP4434557B2 (en) Power amplifier circuit
US6680632B1 (en) Method/architecture for a low gain PLL with wide frequency range
KR100435182B1 (en) Digital pwm input d class amplifier by pwm negative feedback
US5262733A (en) Pulse-width modulation amplifier
TW427056B (en) Start-up circuit for self oscillating class D modulator
JP4710298B2 (en) Class D amplifier
US7113038B2 (en) Power amplifier
US20020014916A1 (en) Silent start
JP2005123949A (en) Class d amplifier
US6476674B2 (en) Method and apparatus for error correction of amplifier
EP3223427A1 (en) Btl output self-oscillating class d amplifier
US6249182B1 (en) Class D amplifier with bandwidth independent of load impedance
WO2001091284A1 (en) Pwm limiter
EP0644649B1 (en) A pulse width modulation amplifier
US7365598B2 (en) Global loop integrating modulator
JP2007209038A (en) Power amplifier circuit
US6538505B1 (en) Distortion reduction technique for inductive boost amplifier
US6414544B2 (en) Demodulation filter
JPH08265059A (en) Power amplifier
EP4102717A1 (en) Self-oscillating class d audio amplifier with voltage limiting circuit
JPS63240215A (en) Pll circuit
WO2000070754A1 (en) Distortion reduction technique for inductive boost amplifier
WO2006109245A1 (en) Class-d amplifier
JP3776738B2 (en) Switching signal generator
JP2632418B2 (en) High frequency PWM inverter device

Legal Events

Date Code Title Description
AS Assignment

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BERKHOUT, MARCO;REEL/FRAME:012073/0004

Effective date: 20010712

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:018635/0787

Effective date: 20061117

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CHANGE OF NAME;ASSIGNOR:PHILIPS SEMICONDUCTORS INTERNATIONAL B.V.;REEL/FRAME:043951/0611

Effective date: 20060929

Owner name: PHILIPS SEMICONDUCTORS INTERNATIONAL B.V., NETHERL

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:043951/0127

Effective date: 20060928