WO2000070754A1 - Distortion reduction technique for inductive boost amplifier - Google Patents

Distortion reduction technique for inductive boost amplifier Download PDF

Info

Publication number
WO2000070754A1
WO2000070754A1 PCT/US2000/013934 US0013934W WO0070754A1 WO 2000070754 A1 WO2000070754 A1 WO 2000070754A1 US 0013934 W US0013934 W US 0013934W WO 0070754 A1 WO0070754 A1 WO 0070754A1
Authority
WO
WIPO (PCT)
Prior art keywords
output
boost
amplifier
boost voltage
input
Prior art date
Application number
PCT/US2000/013934
Other languages
French (fr)
Inventor
Larry Kirn
Original Assignee
Jam Technologies, Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jam Technologies, Llc filed Critical Jam Technologies, Llc
Priority to US09/980,966 priority Critical patent/US6538505B1/en
Priority to AU51498/00A priority patent/AU5149800A/en
Publication of WO2000070754A1 publication Critical patent/WO2000070754A1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • H03F3/2173Class D power amplifiers; Switching amplifiers of the bridge type

Definitions

  • This invention relates generally to switching amplifiers and, in particular, to a
  • Inductive boost amplifiers yield high efficiency and reasonably low distortion
  • the present invention resides in a distortion reduction technique with
  • the invention uses the boost voltage itself, rather than the output
  • the boost voltage is not subject to the severe time delay of the output filter, yet is sensitive to the effects of
  • FIGURE 1 is a schematic diagram illustrating a preferred embodiment of the
  • Figure 1 is a schematic diagram illustrating a preferred embodiment of the
  • This circuit topology yields a single boosted voltage source
  • Incoming signal 100 is applied to a full-wave rectifier 101, which yields
  • full-wave rectifier 101 is applied to the non-inverting input of error amplifier 103,
  • pulse-width converter 105 which in turn drives pulse-width converter 105 triggered by clock source 104.
  • pulse-width converter 105 output of pulse-width converter 105 is a series of pulses of widths directly
  • Switching device 106 stores charge in inductor 107. which is released through
  • Diode 109 maintains a known voltage
  • diodes 108 and 109 are available during the charging period.
  • the output of diodes 108 and 109 is available to
  • switching devices 111 and 117 In the case of a positive input, switching device 1 17
  • switching device 118 is turned on and switching device 118 is turned off by inverter 119, being driven by
  • comparator 102 mentioned previously.
  • switching device 111 is turned off and switching device 112 is
  • the output of diode 109 is a voltage proportional to the pulse-width developed
  • pulse- width converter 105 summed with any back-EMF presented by the load 1 14.
  • inverting input receives the desired voltage, any deviations in the boost voltage are

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Dc-Dc Converters (AREA)

Abstract

A distortion reduction technique finds particular utility in inductive boost amplifiers (107). In contrast to existing arrangements, the invention uses the boost voltage itself, rather than the output voltage(s), as feedback to linearize the output (114). As such, the boost voltage is not subject to the severe time delay of the output filter (113, 115, 116). The invention is applicable to bridged and non-bridged configurations using analog and/or digital circuitry.

Description

DISTORTION REDUCTION TECHNIQUE FOR INDUCTIVE BOOST AMPLIFIER
Field of the Invention
This invention relates generally to switching amplifiers and, in particular, to a
distortion reduction technique for inductive boost amplifiers.
Background of the Invention
Inductive boost amplifiers yield high efficiency and reasonably low distortion
when driving essentially resistive loads. A representative example of such an
amplifier is shown in U.S. Patent No. 5,610,553 entitled "Switching Amplifier with
Impedance Transformation Output Stage," the teachings of which are incorporated
herein by reference.
When driving inductive loads, however, amplifiers of this type tend to produce
excessive voltage due to their inability to detect back-EMF from the load. This leads
to distortion during times of decreasing output voltage.
Use of negative feedback from the amplifier output gives moderate relief from
-this distortion, but is complicated by phase lags inherent to output filters required in
switching amplifiers. Another feedback source is therefore desirable.
Summary of the Invention
The present invention resides in a distortion reduction technique with
particular applicability to inductive boost amplifiers. In contrast to existing
arrangements, the invention uses the boost voltage itself, rather than the output
voltage(s), as feedback to linearize the output. As such, the boost voltage is not subject to the severe time delay of the output filter, yet is sensitive to the effects of
back-EMF from inductive loads, which tend to exist at frequencies well below the
cutoff frequency of the output filter.
Brief Description of the Drawing
FIGURE 1 is a schematic diagram illustrating a preferred embodiment of the
invention.
Detailed Description of the Invention
Figure 1 is a schematic diagram illustrating a preferred embodiment of the
invention. Note that for cost savings and simplicity, a single boost converter is used
in conjunction with switching devices in a bridged configuration to determine the
polarity of the output. This circuit topology yields a single boosted voltage source,
applicable to either polarity of the output. It will be appreciated that the invention is
equally applicable to non-bridged configurations. In addition, although the technique
is described in conjunction with analog circuitry, all-digital or semi-digital
implementations will be readily apparent to those of skill in the art.
Incoming signal 100 is applied to a full-wave rectifier 101, which yields
absolute value, and a comparator 102, which yields sign or polarity. The output of
full-wave rectifier 101 is applied to the non-inverting input of error amplifier 103,
which in turn drives pulse-width converter 105 triggered by clock source 104. The
output of pulse-width converter 105 is a series of pulses of widths directly
proportional to its input, and used to drive switching device 106. - J
Switching device 106 stores charge in inductor 107. which is released through
diode 109 and filtered by capacitor 110. Diode 108 maintains a known voltage
available during the charging period. The output of diodes 108 and 109 is available to
switching devices 111 and 117. In the case of a positive input, switching device 1 17
is turned on and switching device 118 is turned off by inverter 119, being driven by
comparator 102 mentioned previously.
Concurrently, switching device 111 is turned off and switching device 112 is
turned on by comparator 102. In the case of a negative input, switching devices 11 1
and 118 are turned on and switching devices 112 and 117 are turned off by the same
mechanism. The output of diodes 108 and 109 is therefore connected through either
switching device 111 or 117 and inductor 113 or 115, respectively, to one terminal of
the load 114, filtered by capacitor 116. The second terminal of load 114 is connected
to V+ through either inductor 115 or 113 and switching device 118 or 1 12.
respectively, to allow current flow.
The output of diode 109 is a voltage proportional to the pulse-width developed
by pulse- width converter 105, summed with any back-EMF presented by the load 1 14.
"This voltage is presented to the inverting input of error amplifier 103. In that the non-
inverting input receives the desired voltage, any deviations in the boost voltage are
reflected as signed corrective actions at the output of error amplifier 103. thereby
nulling consequent distortion.
I claim:

Claims

1. An amplifier output stage with reduced distortion, comprising:
an input representative of a desired output signal;
a circuit for determining a deviation between the input and a feedback signal;
a pulse-width converter fully or partially controlled by the circuit;
a boost converter coupled to the output of the pulse-width converter for
generating a boost voltage for application to a load through gated switches; and
wherein the feedback signal is derived from the boost voltage.
2. The amplifier output stage of claim 1 , wherein a single boost converter
is used in a bridge configuration.
3. In an inductive boost amplifier wherein a boost voltage is coupled to a
load through gated switches, the improvement comprising:
use of the boost voltage as feedback to linearize the output of the amplifier.
4. An amplifier output stage with reduced distortion, comprising:
an input feeding one side of two-input error amplifier;
a pulse-width converter coupled to the output of the error amplifier;
a boost converter coupled to the output of the pulse-width converter for
generating a boost voltage for application to a load tlirough gated switches; and
wherein a signal representative of the boost voltage is delivered to the other
input of the error amplifier.
PCT/US2000/013934 1999-05-19 2000-05-19 Distortion reduction technique for inductive boost amplifier WO2000070754A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/980,966 US6538505B1 (en) 2000-05-19 2000-05-19 Distortion reduction technique for inductive boost amplifier
AU51498/00A AU5149800A (en) 1999-05-19 2000-05-19 Distortion reduction technique for inductive boost amplifier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13481999P 1999-05-19 1999-05-19
US60/134,819 1999-05-19

Publications (1)

Publication Number Publication Date
WO2000070754A1 true WO2000070754A1 (en) 2000-11-23

Family

ID=22465168

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/013934 WO2000070754A1 (en) 1999-05-19 2000-05-19 Distortion reduction technique for inductive boost amplifier

Country Status (2)

Country Link
AU (1) AU5149800A (en)
WO (1) WO2000070754A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005036731A2 (en) * 2003-10-09 2005-04-21 Bang & Olufsen Icepower A/S Power conversion system
US8995691B2 (en) 2008-07-14 2015-03-31 Audera Acoustics Inc. Audio amplifier

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980649A (en) * 1989-06-08 1990-12-25 Zdzislaw Gulczynski Ultra efficient switching power amplifier
US6016075A (en) * 1997-06-04 2000-01-18 Lord Corporation Class-D amplifier input structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980649A (en) * 1989-06-08 1990-12-25 Zdzislaw Gulczynski Ultra efficient switching power amplifier
US6016075A (en) * 1997-06-04 2000-01-18 Lord Corporation Class-D amplifier input structure

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005036731A2 (en) * 2003-10-09 2005-04-21 Bang & Olufsen Icepower A/S Power conversion system
WO2005036731A3 (en) * 2003-10-09 2005-06-16 Bang & Olufsen Icepower As Power conversion system
US7321262B2 (en) 2003-10-09 2008-01-22 Bang & Olufsen Icepower A/S Power conversion system
US8995691B2 (en) 2008-07-14 2015-03-31 Audera Acoustics Inc. Audio amplifier

Also Published As

Publication number Publication date
AU5149800A (en) 2000-12-05

Similar Documents

Publication Publication Date Title
KR100435182B1 (en) Digital pwm input d class amplifier by pwm negative feedback
CN112954544B (en) Driving circuit
US6812785B2 (en) Digital power amplifier and digital/analog converter
US6049473A (en) Harmonic-injection control technique for three-phase, discontinuous-conduction-mode, high-power-factor boost rectifiers with improved line-transient response
EP1603220B1 (en) Switching power supply
US6998911B2 (en) Gate control circuit with soft start/stop function
US5523715A (en) Amplifier arrangement and method and voltage controlled amplifier and method
US20100264985A1 (en) Close-loop class-d audio amplifier and control method thereof
EP1865597A1 (en) Amplifier apparatus
WO1996013094A9 (en) Power amplifier with switching power supply
US5892404A (en) Linear power amplifier with a pulse density modulated switching power supply
EP1187303A2 (en) PWM Control circuit for DC-DC converter
US6538505B1 (en) Distortion reduction technique for inductive boost amplifier
EP1293037B1 (en) Silent start
US20190158049A1 (en) Class-d amplifier with duty cycle control
WO2000070754A1 (en) Distortion reduction technique for inductive boost amplifier
US10135339B1 (en) High-speed open-loop switch-mode boost converter
US4263644A (en) Current limiter for switched DC-to-DC converter
JP2003510872A (en) Output stage using floating power supply
US6331801B1 (en) RF amplifier system having an improved power supply
JP5063838B2 (en) Load compensation technology for reactive impedance conversion amplifier output stage
US5886506A (en) Power supply circuit
JPS62123695A (en) Electric source device
US5682302A (en) Adaptable power converter applying digitized-wave-generation for integrated circuit implementation
KR100463158B1 (en) Converter for voltage step-up

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 09980966

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP