US20020012229A1 - Plated through-holes for signal interconnections in an electronic component assembly - Google Patents
Plated through-holes for signal interconnections in an electronic component assembly Download PDFInfo
- Publication number
- US20020012229A1 US20020012229A1 US09/393,889 US39388999A US2002012229A1 US 20020012229 A1 US20020012229 A1 US 20020012229A1 US 39388999 A US39388999 A US 39388999A US 2002012229 A1 US2002012229 A1 US 2002012229A1
- Authority
- US
- United States
- Prior art keywords
- dielectric
- heat sink
- electronic component
- inner core
- component assembly
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
- H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/143—Treating holes before another process, e.g. coating holes before coating the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
Definitions
- the present invention generally relates to plated through-holes for an electronic component assembly and to an associated method for making the through-holes which eliminates the need to use discrete wires and printed flexes as connectors between circuits on the electronic component assembly.
- a circuit element situated on one printed wiring board located on one side of an electronic component assembly is, at times, required to be connected to another circuit element located on another printed wiring board located on the opposite side of the electronic circuit assembly.
- Connections can be run from one side of the electronic component assembly to the other through the use of discrete wires or printed flexes which are connected to the circuit elements. This is done after the electronic component assembly has been assembled or after each component is attached to the printed wiring boards. As a result, however, more production time is required to connect the discrete wires and printed flexes between wiring boards on opposite sides of an electronic component assembly.
- the use of discrete wires and printed flexes after the manufacturing of the electronic component assembly requires a high degree of precision labor which is more expensive and has a higher incidence of errors occurring during manufacture.
- U.S. Pat. No. 5,562,971 discloses the placement of through-holes in a multi-layer printing board.
- the through holes are drilled after the formation of the circuit board and insulating layers are laminated by heating under pressure. A conductive layer is then placed over the drilled hole. In this case, there is no heat sink at the core of the electronic component assembly.
- the present invention is directed to an electronic component assembly and an allocated method of manufacture which can be efficiently implemented and which reduces the amount of work required to create a plated through-hole for connecting one circuit to another circuit in an electronic component assembly.
- Exemplary embodiments ensure that during electronic component assembly fabrication, at least a portion of an inner core of the electronic component assembly's heat sink assembly is replaced with a dielectric “zone.”
- connections from one circuit on one side of the electronic component assembly to another circuit on the other side of the electronic component assembly are achieved using plated through-holes.
- circuit boards can be electrically connected on opposite sides of the electronic component assembly without having to perform the labor intensive connection of circuits through the use of discrete wires or printed flexes.
- the plated through holes are made through dielectric zones selectively placed into the inner core of the electronic component assembly.
- exemplary embodiments relate to an electronic component assembly which comprises at least first and second electrical circuits and a heat sink assembly connected to the first and second electrical circuits, the heat sink assembly including an inner core having at least a first portion made of a dielectric material having a through-hole from the first electrical circuit to the second electrical circuit, and a second portion made of a material that is different from the dielectric material, wherein the first portion is one of co-cured and bonded with the second portion.
- a method for producing a heat sink assembly comprises the steps of: providing an inner core made of a heat sink material, forming a segment of the heat sink material with a first dielectric segment wherein a through-hole is to be established from a first electrical circuit to a second electrical circuit, placing a second dielectric around the inner core, selectively plating the second dielectric with a first electrically conductive foil and plating a conductive material on the first electrically conductive foil, placing first and second electrical circuits on the second dielectric and on opposite sides of the inner core, and making a through hole from the first electrical circuit through the first dielectric segment of the inner core to the second electrical circuit.
- FIG. 1 shows a cross-sectional view of an exemplary embodiment of an electronic component assembly of the present invention, with printed wiring boards being located on both sides of a heat sink assembly;
- FIG. 2 shows a flow chart of an exemplary process for making an electronic component assembly in accordance with the present invention.
- FIG. 3 shows a top view of an exemplary embodiment of an electronic component assembly in accordance with the present invention.
- FIG. 1 shows a cross-sectional view of an electronic component assembly 100 , wherein a heat sink assembly 10 is located between two printed wiring boards (PWBs) 20 and 30 .
- PWBs printed wiring boards
- One or both of the printed wiring boards 20 or 30 can have one or more circuit elements 70 located on each board.
- At the center of the heat sink assembly 10 is an inner core 40 composed of a graphite material surrounded by a dielectric layer 50 .
- a conductive foil 45 of FIG. 1, such as copper, can be bonded to the dielectric material 50 and subsequently plated (e.g., with copper) to cover the edges of dielectric layer 50 .
- a layer of the FIG. 1 conductive material 60 (e.g., nickel, gold) is plated onto the heat sink assembly 10 which now includes the patterned foil 45 .
- the type of conductive material 60 is chosen based upon, for example, the electrical conductivity, corrosion resistance, durability and/or the ability to adhere to the foil.
- the conductive material 60 is placed on top of the patterned foil formed in steps 230 and 240 of FIG. 2. Depending on the manner in which plating is performed (e.g., electroplating), the conductive material 60 can adhere to conductive foil and not to the dielectric material of the heat sink assembly.
- step 270 one or more through-holes 55 of FIG. 1 are drilled after the printed wiring boards 20 and 30 have been attached to the assembly through lamination.
- the drill penetrates through a dielectric zone 35 of the inner core 40 .
- Each hole is drilled from a printed wiring board on one side of assembly 100 , through a dielectric zone 35 , to a printed wiring board on another side of the assembly 100 .
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
The present invention is directed to an electronic component assembly and method of manufacture which can be efficiently implemented and which reduces the amount of work required to create a plated through-hole for connecting one circuit to another circuit in an electronic component assembly. During electronic component assembly fabrication, at least a portion of an inner core of the electronic component assembly's heat sink assembly is replaced with a dielectric “zone.” Once the electronic component assembly is manufactured, connections from one circuit on one side of the electronic component assembly to another circuit on the other side of the electronic component assembly can be achieved using plated through-holes. As such, circuit boards can be connected on opposite sides of the electronic component assembly without having to perform the labor intensive connection of circuits through the use of discrete wires or printed flexes.
Description
- 1. Field of the Invention
- The present invention generally relates to plated through-holes for an electronic component assembly and to an associated method for making the through-holes which eliminates the need to use discrete wires and printed flexes as connectors between circuits on the electronic component assembly.
- 2. State of the Art
- A circuit element situated on one printed wiring board located on one side of an electronic component assembly is, at times, required to be connected to another circuit element located on another printed wiring board located on the opposite side of the electronic circuit assembly. Connections can be run from one side of the electronic component assembly to the other through the use of discrete wires or printed flexes which are connected to the circuit elements. This is done after the electronic component assembly has been assembled or after each component is attached to the printed wiring boards. As a result, however, more production time is required to connect the discrete wires and printed flexes between wiring boards on opposite sides of an electronic component assembly. Furthermore, the use of discrete wires and printed flexes after the manufacturing of the electronic component assembly requires a high degree of precision labor which is more expensive and has a higher incidence of errors occurring during manufacture.
- The use of through-holes has been employed to provide communication from one layer of a printed wiring board of an electronic component assembly to another layer. For example, U.S. Pat. No. 3,739,469 (Dougherty, Jr.) describes a method for fabricating multi-layer circuit boards with vias in the internal layers that are concentric with plated through-holes. However, the internal vias are “plugged” with a dielectric pre-peg used during a lamination phase of the fabrication process. That is, excess dielectric material which is a by-product of the lamination process can result in an insufficient amount dielectric material filling the through-hole. This can result in improper plating of the through-hole and incorrect circuit operation.
- In addition, due to the internal structure of electronic component assemblies, properly placing through holes is difficult. Heat sinks located at the core of the electronic component assembly present problems when forming the through holes.
- U.S. Pat. No. 5,562,971 (Tsuru et al.) discloses the placement of through-holes in a multi-layer printing board. The through holes are drilled after the formation of the circuit board and insulating layers are laminated by heating under pressure. A conductive layer is then placed over the drilled hole. In this case, there is no heat sink at the core of the electronic component assembly.
- Electrical circuits contained in the printed wiring boards have a common “circuit ground potential” while the chassis, to which electronic component assemblies are connected, includes a separate “chassis ground potential”. The separate ground circuits are maintained to avoid electrical problems. For example, if the different ground elements of the circuit and the chassis, to which an electronic component assembly is connected, are brought into contact, a ground loop can form between the printed wiring boards which raises the potential of the circuit ground above zero volts and renders the electrical circuits susceptible to noise. The proper operation of circuits which use discrete logic levels can be affected when noise distorts the circuit ground to a value greater than zero volts.
- Known methods of connecting one printed wiring board to another through the use of connectors are labor intensive and require a high degree of precision to avoid short circuits. Accordingly, an efficient, cost-effective technique to run a connection from one side of an electronic component assembly to the other is needed.
- The present invention is directed to an electronic component assembly and an allocated method of manufacture which can be efficiently implemented and which reduces the amount of work required to create a plated through-hole for connecting one circuit to another circuit in an electronic component assembly. Exemplary embodiments ensure that during electronic component assembly fabrication, at least a portion of an inner core of the electronic component assembly's heat sink assembly is replaced with a dielectric “zone.” When the electronic component assembly is manufactured, connections from one circuit on one side of the electronic component assembly to another circuit on the other side of the electronic component assembly are achieved using plated through-holes. As such, circuit boards can be electrically connected on opposite sides of the electronic component assembly without having to perform the labor intensive connection of circuits through the use of discrete wires or printed flexes. The plated through holes are made through dielectric zones selectively placed into the inner core of the electronic component assembly.
- Generally speaking, exemplary embodiments relate to an electronic component assembly which comprises at least first and second electrical circuits and a heat sink assembly connected to the first and second electrical circuits, the heat sink assembly including an inner core having at least a first portion made of a dielectric material having a through-hole from the first electrical circuit to the second electrical circuit, and a second portion made of a material that is different from the dielectric material, wherein the first portion is one of co-cured and bonded with the second portion.
- In another exemplary embodiment of the present invention, a method for producing a heat sink assembly is disclosed which comprises the steps of: providing an inner core made of a heat sink material, forming a segment of the heat sink material with a first dielectric segment wherein a through-hole is to be established from a first electrical circuit to a second electrical circuit, placing a second dielectric around the inner core, selectively plating the second dielectric with a first electrically conductive foil and plating a conductive material on the first electrically conductive foil, placing first and second electrical circuits on the second dielectric and on opposite sides of the inner core, and making a through hole from the first electrical circuit through the first dielectric segment of the inner core to the second electrical circuit.
- Other objects and advantages of the present invention will become more apparent from the following detailed description of preferred embodiments, when read in conjunction with the accompanying drawings wherein like elements have been represented by like reference numerals and wherein:
- FIG. 1 shows a cross-sectional view of an exemplary embodiment of an electronic component assembly of the present invention, with printed wiring boards being located on both sides of a heat sink assembly;
- FIG. 2 shows a flow chart of an exemplary process for making an electronic component assembly in accordance with the present invention; and
- FIG. 3 shows a top view of an exemplary embodiment of an electronic component assembly in accordance with the present invention.
- FIG. 1 shows a cross-sectional view of an
electronic component assembly 100, wherein aheat sink assembly 10 is located between two printed wiring boards (PWBs) 20 and 30. One or both of the printedwiring boards 20 or 30 can have one ormore circuit elements 70 located on each board. At the center of theheat sink assembly 10 is aninner core 40 composed of a graphite material surrounded by adielectric layer 50. - The graphite material is chosen based upon several different factors such as thermal conductivity and electrical conductivity. The graphite material of the FIG. 1 exemplary embodiment has sufficient electrical and thermal conductivity to achieve a desired heat sink function, given the heat dissipation of electrical circuits included on the printed wiring boards. Plural sheets of graphite can be combined with a filler resin and pressed to become a composite laminate. An example of a common graphite material used to make the composite laminate is Thermalgraph™, available from Amoco Corporation. Other types of common graphite fiber and filler resins can also be used as the
inner core 40 of the heat sink assembly, as can any other thermally conductive material. - In accordance with an exemplary embodiment of the present invention, during the fabrication process, to accommodate plated through-holes used to interconnect plural printed wiring boards, one or more
dielectric zones 35 can be imbedded within the graphite material of FIG. 1. Thedielectric zones 35 can be placed within the graphite laminate and co-cured with the laminate or bonded to the graphite material after it has been cured. - FIG. 2 illustrates a flow chart which depicts an exemplary process by which the
electronic component assembly 100 in FIG. 1 can be produced. Instep 210 of the FIG. 2 process, the electronic component assembly includes aheat sink assembly 10 on which electrical circuits are placed. Theheat sink assembly 10 further includes an inner core having 40 at least a first portion made of a dielectric material. Theinner core 40 of the heat sink assembly can comprise of sheets of graphite cut into desired shapes. After a heat sink material and resin have been selected, theinner core 40 of the FIG. 1 heat sink assembly is formed via impregnation. To form theinner core 40 by impregnation, resin is added to the graphite material, such as layered graphite cloth. The graphite cloth and resin are then pressed to formulate theinner core 40 of theheat sink assembly 10. - In
step 215 of the FIG. 2 flow chart, to account for a plated through-hole, one or more of the FIG. 1dielectric zones 35 can be embedded within the graphite material. Thedielectric zones 35 can, like the heat sink assembly, be cut from sheets of dielectric materials. The dielectric material can be chosen based upon factors such as electrical conductivity, thermal conductivity and ability of the material to be plated by other conductive materials. For the dielectric material of thezones 35 of this exemplary embodiment, a material which is substantially electrically non-conductive, and which has good thermal conductivity can be chosen. Thedielectric zones 35 can be a printing wiring board laminate, such as a cyanate ester laminate, an epoxy glass, kevlar, polyamide, quartz or any other suitable material. The graphite material of the inner core is then co-cured with thedielectric zones 35, or bonded to previously cured dielectric zone(s) 35. - In
step 220, after theinner core 40 of FIG. 1 has been made via impregnation or lamination, a next layer of the heat sink assembly is applied as adielectric layer 50 which surrounds theinner core 40. For example, thedielectric layer 50 can be chosen based on the same factors used to choose thedielectric zones 35. In addition to being substantially electrically non-conductive and thermally conductive, it is also advantageous for the dielectric material chosen to be easily plateable with material used for electrically contacting the chassis ground. For example, thedielectric material 50 can be plated with a nickel material over a copper layer (e.g., nickel over copper). - Also, the dielectric material for both the
dielectric zones 35 and thedielectric layer 50 can be selected in accordance with a temperature value, Tg, which is the temperature at which the material changes physical properties by becoming soft or liquefying. The dielectric material's Tg value can be selected high enough that the material does not melt or become soft during lamination processing when the electronic component assembly is being formed. For example, where a dielectric material has a relatively low Tg value, higher temperatures (i.e., temperatures above the Tg value) cause a change in material property that results in a softening of thedielectric layer 50 or delamination of thedielectric material 50 down to theinner core 40. Thedielectric material 50 is applied to the surface of theinner core 40 by, for example, lamination, or any other suitable technique, such as any coating technique. Thedielectric material 50 can be applied through a coating technique to avoid bonding of a conductive foil to the dielectric laminate. The Tg value of dielectric materials which are applied through coating are typically lower than dielectric materials that are applied through lamination. Alternately, thedielectric layer 50 can be formed during formation of theinner core 40 via the impregnation. For example, sheets of dielectric material can be placed on top of the graphite cloth subsequent to embedding thedielectric zones 35. Then resin can be added and the assembly pressed to produce a composite impregnatedinner core 40 havingdielectric zones 35 anddielectric layer 50. - In
step 230, after the FIG. 1dielectric material 50 shown in FIG. 1 has been formed, aconductive foil 45 of FIG. 1, such as copper, can be bonded to thedielectric material 50 and subsequently plated (e.g., with copper) to cover the edges ofdielectric layer 50. - In
step 240, portions of the FIG. 1conductive foil 45 can be selectively removed through patterning and etching. For example, photoresist can be deposited over the conductive foil and selectively patterned to remain over areas where the foil is to be retained, using known photolithography techniques. Theheat sink assembly 10 is irradiated with light and theconductive foil 45 is removed, via chemical etching. in any areas where the photoresist was not exposed to the light. In an exemplary embodiment, thefoil 45 can be retained around the edges of the heat sink assembly as shown in FIG. 1. - In
step 250 of FIG. 2, a layer of the FIG. 1 conductive material 60 (e.g., nickel, gold) is plated onto theheat sink assembly 10 which now includes the patternedfoil 45. The type ofconductive material 60 is chosen based upon, for example, the electrical conductivity, corrosion resistance, durability and/or the ability to adhere to the foil. Theconductive material 60 is placed on top of the patterned foil formed insteps conductive material 60 can adhere to conductive foil and not to the dielectric material of the heat sink assembly. - In
step 260 of FIG. 2, the FIG. 1 printedwiring boards 20 and 30 are placed onto the heat sink assembly through another lamination process. Theconductive material 60 applied instep 250 and theconductive foil 45 applied instep 230 are, in an exemplary embodiment, prevented from directly contacting conductive areas of the printed wiring boards or the inner core of the heat sink assembly by any desired spacing. - In
step 270, one or more through-holes 55 of FIG. 1 are drilled after the printedwiring boards 20 and 30 have been attached to the assembly through lamination. When the one or more through-holes are drilled, the drill penetrates through adielectric zone 35 of theinner core 40. Each hole is drilled from a printed wiring board on one side ofassembly 100, through adielectric zone 35, to a printed wiring board on another side of theassembly 100. - In
step 280, another layer of conductive plating 65 (e.g., copper, nickel, gold, rhodium or other suitable material) can be applied to the surface of the printedwiring boards 20 and 30 and through-holes 55 to establish a circuit ground within theelectronic component assembly 100. Theconductive foil 65 can then be selectively removed for placement of individual components, such ascircuit components 70, on the printed wiring board in accordance with known methodology. - The drilling of a through-
hole 55 allows for a connection between the two printedwiring boards 20 and 30. Provided there is no connection with the chassis ground, there will be no shorts and, as a result, theelectronic component assembly 100 can efficiently operate. - FIG. 3 shows a top view of the electronic component assembly. As shown in FIG. 3, the
conductive material 60 surrounds the periphery of theelectronic component assembly 100. Aconnector 90 is attached to a lower part of theelectric component assembly 100. The shell of theconnector 90 is chassis ground. Thecircuit elements 70 and plated through-hole(s) 55 of the printedwiring board 20 are maintained at circuit connection. - It will be appreciated by those skilled in the art that the present invention can be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The presently disclosed embodiments are therefore considered in all respects illustrative and not restricted. The scope of the invention is indicated by the appended claims rather than the foregoing description and all changes that come within the meaning and range and equivalence thereof are intended to be embraced within.
Claims (15)
1. An electronic component assembly comprising:
at least first and second electrical circuits; and
a heat sink assembly connected to said first and second electrical circuits, said heat sink assembly including an inner core having at least a first portion made of a dielectric material having a through-hole from said first electrical circuit to said second electrical circuit, and a second portion made of a material that is different from said dielectric material, wherein the first portion is one of co-cured and bonded with said second portion.
2. The electric component assembly of claim 1 , wherein the second portion material is made of graphite composite.
3. The electronic component assembly of claim 1 wherein the dielectric material has a selected temperature value Tg at which the dielectric material changes properties.
4. The electronic component assembly of claim 3 , wherein the dielectric material is selected from the group consisting of:
cyanate ester, epoxy glasses, kevlar, polyamide and quartz.
5. A heat sink assembly comprising:
a conductive inner core material having a selected thermal conductivity and a selected electrical conductivity wherein said conductive inner core has at least a portion which is a first dielectric for establishing a through-hole from one electrical circuit to a second electrical circuit wherein said first dielectric is one of co-cured and bonded with said remainder of said inner core; and
a second dielectric placed at least in part on said conductive inner core.
6. The heat sink assembly of claim 5 , wherein a dielectric material of said second dielectric is selected based upon a temperature at which said dielectric material changes physical properties.
7. The heat sink assembly of claim 5 , comprising:
a first conductive layer at a second ground potential selectively placed on said second dielectric.
8. The heat sink assembly of claim 7 , further comprising;
a second conductive layer at said second ground potential placed on said first conductive layer.
9. A method for producing a heat sink assembly comprising the steps of:
providing an inner core made of a heat sink material;
forming a segment of said heat sink material with a first dielectric segment wherein a through-hole is to be established from a first electrical circuit to a second electrical circuit;
placing a second dielectric around said inner core;
selectively plating said second dielectric with a first electrically conductive foil and plating a conductive material on the first electrically conductive foil;
placing first and second electrical circuits on the second dielectric and on opposite sides of said inner core; and
making a through hole from said first electrical circuit through the first dielectric segment of said inner core to the second electrical circuit.
10. The method of claim 9 , comprising:
plating said through hole with a second electrically conductive foil.
11. The method of claim 9 , wherein said heat sink material has a selected electrical conductivity and thermal conductivity.
12. The method of claim 11 , wherein said heat sink material is made of graphite composite.
13. The method of claim 9 , wherein said first dielectric segment and said second dielectric each has a selected electrical conductivity and a temperature value Tg at which dielectric properties change.
14. The method of claim 9 , wherein said first dielectric segment and said second dielectric material layer are selected from the group consisting of:
cyanate ester, epoxy glasses, kevlar, polyamide and quartz.
15. The method of claim 9 , wherein said step of forming includes one of co-curing or bonding.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/393,889 US6400570B2 (en) | 1999-09-10 | 1999-09-10 | Plated through-holes for signal interconnections in an electronic component assembly |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/393,889 US6400570B2 (en) | 1999-09-10 | 1999-09-10 | Plated through-holes for signal interconnections in an electronic component assembly |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020012229A1 true US20020012229A1 (en) | 2002-01-31 |
US6400570B2 US6400570B2 (en) | 2002-06-04 |
Family
ID=23556661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/393,889 Expired - Fee Related US6400570B2 (en) | 1999-09-10 | 1999-09-10 | Plated through-holes for signal interconnections in an electronic component assembly |
Country Status (1)
Country | Link |
---|---|
US (1) | US6400570B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140035892A1 (en) * | 2012-08-03 | 2014-02-06 | Qualcomm Mems Technologies, Inc. | Incorporation of passives and fine pitch through via for package on package |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020157819A1 (en) * | 2001-04-04 | 2002-10-31 | Julian Norley | Graphite-based thermal dissipation component |
US6903931B2 (en) * | 2002-06-13 | 2005-06-07 | Raytheon Company | Cold plate assembly |
US7742307B2 (en) * | 2008-01-17 | 2010-06-22 | Raytheon Company | High performance power device |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3628999A (en) | 1970-03-05 | 1971-12-21 | Frederick W Schneble Jr | Plated through hole printed circuit boards |
US3750278A (en) | 1970-07-17 | 1973-08-07 | Sylvania Electric Prod | Printed circuit board with through connection and method and machine for making the through connection |
US3660726A (en) | 1970-10-12 | 1972-05-02 | Elfab Corp | Multi-layer printed circuit board and method of manufacture |
US3873756A (en) * | 1971-02-10 | 1975-03-25 | Gridcraft Inc | Insulating lining for metallic circuit board terminal holes |
US3739469A (en) | 1971-12-27 | 1973-06-19 | Ibm | Multilayer printed circuit board and method of manufacture |
US3867759A (en) | 1973-06-13 | 1975-02-25 | Us Air Force | Method of manufacturing a multi-layered strip transmission line printed circuit board integrated package |
US3934334A (en) * | 1974-04-15 | 1976-01-27 | Texas Instruments Incorporated | Method of fabricating metal printed wiring boards |
US3932932A (en) * | 1974-09-16 | 1976-01-20 | International Telephone And Telegraph Corporation | Method of making multilayer printed circuit board |
US3934335A (en) | 1974-10-16 | 1976-01-27 | Texas Instruments Incorporated | Multilayer printed circuit board |
EP0081343A1 (en) * | 1981-12-04 | 1983-06-15 | COOKSON GROUP plc | Method and apparatus for the production of vitreous enamelled substrates |
US4633035A (en) | 1982-07-12 | 1986-12-30 | Rogers Corporation | Microwave circuit boards |
US4804575A (en) * | 1987-01-14 | 1989-02-14 | Kollmorgen Corporation | Multilayer printed wiring boards |
US4791248A (en) * | 1987-01-22 | 1988-12-13 | The Boeing Company | Printed wire circuit board and its method of manufacture |
FR2616997B1 (en) * | 1987-06-16 | 1989-08-25 | Thomson Csf | SUPPORT FOR A PRINTED CIRCUIT, FORMING A THERMAL DRAIN WITH CONTROLLED EXPANSION, AND MANUFACTURING METHOD |
US4803450A (en) * | 1987-12-14 | 1989-02-07 | General Electric Company | Multilayer circuit board fabricated from silicon |
US4963697A (en) * | 1988-02-12 | 1990-10-16 | Texas Instruments Incorporated | Advanced polymers on metal printed wiring board |
US4882454A (en) * | 1988-02-12 | 1989-11-21 | Texas Instruments Incorporated | Thermal interface for a printed wiring board |
US5195021A (en) * | 1989-08-21 | 1993-03-16 | Texas Instruments Incorporated | Constraining core for surface mount technology |
US5065227A (en) * | 1990-06-04 | 1991-11-12 | International Business Machines Corporation | Integrated circuit packaging using flexible substrate |
US5210941A (en) | 1991-07-19 | 1993-05-18 | Poly Circuits, Inc. | Method for making circuit board having a metal support |
US5397917A (en) * | 1993-04-26 | 1995-03-14 | Motorola, Inc. | Semiconductor package capable of spreading heat |
JPH07288385A (en) | 1994-04-19 | 1995-10-31 | Hitachi Chem Co Ltd | Multilayer wiring board and its manufacture |
JP3290041B2 (en) | 1995-02-17 | 2002-06-10 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Multilayer printed circuit board, method for manufacturing multilayer printed circuit board |
US6078359A (en) * | 1996-07-15 | 2000-06-20 | The Regents Of The University Of California | Vacuum compatible miniature CCD camera head |
US5900674A (en) * | 1996-12-23 | 1999-05-04 | General Electric Company | Interface structures for electronic devices |
US6011691A (en) * | 1998-04-23 | 2000-01-04 | Lockheed Martin Corporation | Electronic component assembly and method for low cost EMI and capacitive coupling elimination |
-
1999
- 1999-09-10 US US09/393,889 patent/US6400570B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140035892A1 (en) * | 2012-08-03 | 2014-02-06 | Qualcomm Mems Technologies, Inc. | Incorporation of passives and fine pitch through via for package on package |
US10115671B2 (en) * | 2012-08-03 | 2018-10-30 | Snaptrack, Inc. | Incorporation of passives and fine pitch through via for package on package |
Also Published As
Publication number | Publication date |
---|---|
US6400570B2 (en) | 2002-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6645607B2 (en) | Method and structure for producing Z-axis interconnection assembly of printed wiring board elements | |
EP0469308B1 (en) | Multilayered circuit board assembly and method of making same | |
CN101010994B (en) | Method for manufacturing an electronics module | |
KR100502498B1 (en) | Multilayer circuit board and method for manufacturing multilayer circuit board | |
JP2587596B2 (en) | Circuit board connecting material and method for manufacturing multilayer circuit board using the same | |
US5079065A (en) | Printed-circuit substrate and method of making thereof | |
US8567053B2 (en) | Methods of manufacturing printed circuit boards | |
GB2169848A (en) | Multi-layer printed circuit board | |
US6599617B2 (en) | Adhesion strength between conductive paste and lands of printed wiring board, and manufacturing method thereof | |
US20080169568A1 (en) | Structure and method of making interconnect element having metal traces embedded in surface of dielectric | |
KR100315588B1 (en) | Manufacturing method of multilayer wiring board | |
US6400570B2 (en) | Plated through-holes for signal interconnections in an electronic component assembly | |
JPH09162553A (en) | Manufacture of multilayer printed wiring board | |
JP3167840B2 (en) | Printed wiring board and method for manufacturing printed wiring board | |
JPH1070363A (en) | Method for manufacturing printed wiring board | |
JPH08264939A (en) | Manufacture of printed wiring board | |
JP3694708B2 (en) | Printed wiring board manufacturing method and printed wiring board | |
US5763060A (en) | Printed wiring board | |
JPH06232558A (en) | Manufacture of multilayer printed wiring board | |
JP3576297B2 (en) | Electrical inspection jig and manufacturing method thereof | |
EP0572232A2 (en) | A multilayer printed circuit board and method for manufacturing same | |
JPH11289165A (en) | Multilayer wiring board and method for manufacturing the same | |
JPH0786749A (en) | Manufacture of printed-wiring board | |
JP3610769B2 (en) | Multi-layer electronic component mounting board | |
TWI293236B (en) | Method for manufacturing a substrate embedded with an electronic component and device from the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LOCKHEED MARTIN CORPORATION, MARYLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SCHREFFLER, GARY J.;REEL/FRAME:010250/0642 Effective date: 19990630 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140604 |