US20020006157A1 - System and method for peak power reduction in spread spectrum communications systems - Google Patents

System and method for peak power reduction in spread spectrum communications systems Download PDF

Info

Publication number
US20020006157A1
US20020006157A1 US09/746,167 US74616700A US2002006157A1 US 20020006157 A1 US20020006157 A1 US 20020006157A1 US 74616700 A US74616700 A US 74616700A US 2002006157 A1 US2002006157 A1 US 2002006157A1
Authority
US
United States
Prior art keywords
filter
symbol
peak reduction
spread spectrum
set out
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/746,167
Other languages
English (en)
Other versions
US6449302B2 (en
Inventor
Matthew Hunton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
POWERWARE TECHNOLOGIES Inc
Intel Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to POWERWARE TECHNOLOGIES, INC. reassignment POWERWARE TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUNTON, MATTHEW J.
Priority to US09/746,167 priority Critical patent/US6449302B2/en
Priority to EP01913130A priority patent/EP1281262A4/en
Priority to KR10-2002-7014082A priority patent/KR100466057B1/ko
Priority to CNB018082831A priority patent/CN1284345C/zh
Priority to AU2001241825A priority patent/AU2001241825A1/en
Priority to CA002406757A priority patent/CA2406757C/en
Priority to PCT/US2001/006317 priority patent/WO2001082547A1/en
Publication of US20020006157A1 publication Critical patent/US20020006157A1/en
Priority to US10/200,399 priority patent/US7003017B2/en
Publication of US6449302B2 publication Critical patent/US6449302B2/en
Application granted granted Critical
Assigned to WELLS FARGO FOOTHILL, LLC, AS AGENT reassignment WELLS FARGO FOOTHILL, LLC, AS AGENT PATENT SECURITY AGREEMENT Assignors: POWERWAVE TECHNOLOGIES, INC.
Assigned to POWERWAVE TECHNOLOGIES, INC. reassignment POWERWAVE TECHNOLOGIES, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO CAPITAL FINANCE, LLC, FKA WELLS FARGO FOOTHILL, LLC
Assigned to P-WAVE HOLDINGS, LLC reassignment P-WAVE HOLDINGS, LLC SECURITY AGREEMENT Assignors: POWERWAVE TECHNOLOGIES, INC.
Assigned to P-WAVE HOLDINGS, LLC reassignment P-WAVE HOLDINGS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: POWERWAVE TECHNOLOGIES, INC.
Assigned to POWERWAVE TECHNOLOGIES S.A.R.L. reassignment POWERWAVE TECHNOLOGIES S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: P-WAVE HOLDINGS, LLC
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: POWERWAVE TECHNOLOGIES S.A.R.L.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2614—Peak power aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36—Modulator circuits; Transmitter circuits
    • H04L27/366—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
    • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
    • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
    • H04B2201/70706—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation with means for reducing the peak-to-average power ratio
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2614—Peak power aspects
    • H04L27/2621—Reduction thereof using phase offsets between subcarriers

Definitions

  • the present invention relates to code division multiple access communications systems and related methods of operation. More particularly, the present invention relates to cellular communications systems and signal processing apparatus and methods employed in cellular communications systems.
  • Wireless communications systems employing transmission between base stations and multiple mobile users are a key component of the modern communications infrastructure.
  • cellular communications systems are referred to herein as “cellular” communications systems for brevity and without limiting the term cellular to the specific types of communications systems or specific frequency bands to which the term is sometimes associated.
  • These cellular systems are being placed under increasing performance demands which are taxing the capability of available equipment, especially cellular base station equipment. These increasing performance demands are due to both the increasing number of users within a given cellular region as well as the bandwidth requirements for a given channel. The increasing number of cellular phone users is of course readily apparent and this trend is unlikely to slow due to the convenience of cellular phones.
  • the second consideration is largely due to the increased types of functionality provided by cellular phone systems, such as Internet access and other forms of data transfer over the cellular phone system. These considerations have resulted in a need for more channels within the available spectrum provided to cellular phone carriers as well as more bandwidth for each channel.
  • code division multiple access spread spectrum communication When digital information is transmitted from one location to another the data bits are converted to data symbols before transmission.
  • the bandwidth of the transmitted signal is a function of the number of symbols transmitted per data bit sent.
  • code division multiple access spread spectrum communication more symbols are transmitted than the data bits to be sent.
  • a multi symbol code is transmitted.
  • the receiver knowing the code, decodes the transmitted signal recovering the data bits sent. With a suitable choice of unique codes, many users can communicate in the same bandwidth without interference since each channel is orthogonal through coding.
  • CDMA and WCDMA Code Division Multiple Access and Wide Code Division Multiple Access. Due to the highly effective use of the available frequency spectrum CDMA and WCDMA are increasingly being adopted as the solution of choice to accommodate increased cellular use.
  • FIG. 1 illustrates spread spectrum signal generation in a typical prior art cellular base station implementation.
  • a code-multiplexed signal generator 10 receives a plurality of data channels D, e.g., n in number, corresponding to the number of users which can be accommodated.
  • D data channels
  • a train of symbols is created for each communication channel by multiplying the input symbols for each channel by a separate orthogonal code.
  • the amplitude of each channel may differ based on individual channel power needs.
  • Each symbol train is then added to create a single code multiplexed symbol train (having in-phase and quadrature components, V 1 and V 2 in FIG. 1).
  • the code multiplexed symbol train is then passed through a filter 20 to create the desired output signal.
  • This filter plays a critical role since it imposes a “spectral mask” over the symbol train that ensures the broadcast signals stay within the spectrum allocated to the cellular carrier. Failure to observe such limitations on spectrum allocation can violate federal regulations as well as causing noise in neighboring bands of a given carrier.
  • the output signal is then provided to a digital to analog converter 30 resulting in an analog signal that is mixed with a carrier signal in a modulator 40 .
  • the resulting RF signal is provided to an RF power amplifier 50 and broadcast to the cellular users.
  • the problem begins in the combining of the multiple symbol train in the code multiplexor 10 in FIG. 1. Since many individual symbol trains are combined, the peak power of the overall signal output from the filter will depend on the individual amplitudes of the symbols being combined. It is statistically possible that the individual channel symbols will add to create very large combined symbol peaks. Although statistically not common, such very large symbol peaks must be accommodated in the overall system design. Accommodating such large symbol peaks in the overall system creates practical implementation problems. For example, the presence of potentially very large peaks in the signal being output from the filter to the digital-to-analog converter requires a very high resolution digital-to-analog converter to be used. This adds cost and complexity to the overall system.
  • Another problem associated with potentially very large signal peaks in a code division multiple access spread spectrum system relates to the difficulty of providing linear amplification of the signal by the RF power amplifier.
  • it is very important to provide linear amplification of the broadcast signal. This is the case since non-linear amplification of the signal can result in distortion in the signal as well as creation of spectral sidebands that can interfere with other cellular frequency bands. Since cellular frequency bands are strictly regulated, cellular systems must be carefully designed so that such creation of noise outside of the allocated frequency band is avoided. Therefore, linear RF amplification is necessary in cellular base stations. To operate an amplifier in its linear range, however, requires that the amplifier be operated in a relatively low power mode. If large random peaks in the signal are to be accommodated by such an amplifier and still keep it operating in the linear regime, a higher power RF amplifier is required. High power, high quality RF amplifiers are very expensive and this thus adds significant cost to the overall base station system.
  • FIG. 2 A signal peak suppression unit 60 is placed in the signal generation path after the code multiplexor 10 which adds the individual symbol trains together. This signal peak suppression unit compares the multiplexed symbols to a maximum permitted value and then simply truncates those symbols that exceed that maximum permitted value. Although this peak suppression unit solves the problem of large symbols, it fails to remove all the large signal peaks that must be processed by the D/A converter and power amplifier. In addition, when a symbol is truncated, a less than ideal symbol is sent, which will increase communication errors. This may be appreciated by carefully considering the effect of the signal peak suppression unit on the symbols as they continue through the signal generation path.
  • FIG. 2 As illustrated in FIG. 2, after the peak suppressed symbols leave the peak suppression unit, they pass through a filter 20 .
  • the filter 20 can be represented by an impulse response function.
  • WCDMA root raised cosine
  • FIG. 4 shows how the filter output peaks can differ from the input symbol peaks.
  • FIG. 4 displays the filter output caused by two consecutive input symbols of amplitude 1 .
  • the two input symbols produce the filter impulse response functions shown by the solid and dashed lines in FIG. 4 at the filter output.
  • the true filter output would thus be the combination of these two responses (but this addition is not performed in FIG. 4 for ease of illustration).
  • one impulse response is at its maximum and the other is slightly negative.
  • the signal output will therefore be lower than the input symbol amplitude at symbol time 0, for this case. (If the second symbol had been negative instead of positive the signal would have been larger than the input symbol at symbol time 0.)
  • the output signal will reach a maximum at symbol time 0.5 (inter-symbol) when the two filter responses add to produce a combined output of about 1.2. In an actual output signal, these effects will be enhanced by the influence of the additional symbols simultaneously present in the filter.
  • FIGS. 5A and 5B illustrate how a given input symbol and the symbols preceding and following that symbol in the symbol train can statistically create a range of output signal values as the symbols pass through the filter.
  • FIGS. 5A and 5B are complex vector diagrams illustrating an input symbol as a vector from the origin of the complex plane (in-phase and quadrature signal components).
  • FIG. 5A shows the input symbol slightly exceeding a desired peak limit value (illustrated by the dashed line).
  • the input symbol is precisely on the limit line.
  • the filtered output signal is a function of the input symbols and the impulse response function of the filter.
  • the output signal peaks will randomly differ from the input symbol peaks since the differences are caused by the filter response to random symbols preceding and following that symbol in time. This random effect is statistically represented in the figures by the solid circle labeled “predicted filter output”.
  • the present invention provides a system and method for reducing signal peak power in code division multiple access spread spectrum communication systems, which overcomes the above noted problems. Furthermore, the present invention provides such a system and method in a manner which does not significantly alter the spectral characteristics of the signal, which does not introduce significant undesired distortion into the signal, and which does not add significant complexity to the overall system.
  • the present invention provides a spread spectrum communication system which receives spread spectrum symbols, corresponding to a plurality of combined separate data channels, to be output by the system.
  • the communication system includes a filter for filtering symbols before being output from the system.
  • a peak reduction unit is provided prior to the filter, coupled between the source of the input spread spectrum symbols and the filter.
  • the peak reduction unit receives the input spread spectrum symbols from the spread spectrum symbol source and predicts the effect of the filter on the symbols, using as an input the known filter coefficient values corresponding to the filter impulse response function.
  • the peak reduction unit performs peak reduction processing only on those spread spectrum symbols predicted to cause the filter output to exceed a predetermined peak limit value.
  • the peak reduction unit then provides processed symbols to the filter for filtering and output by the communication system.
  • the peak reduction unit preferably operates on a spread spectrum symbol stream that will be up sampled prior to filtering. Up sampling increases the symbol rate by inserting zero amplitude symbols between spread spectrum symbols without changing the time between spread spectrum symbols. By inserting these zero amplitude symbols the bandwidth of the resultant symbols is increased. This increase in symbol bandwidth creates room for both the filter passband and stopbands.
  • the peak reduction unit preferably operates before the up sampling is performed but may operate after up sampling.
  • the peak reduction unit When operating before up sampling, the peak reduction unit preferably employs coefficients periodically sampled from the filter impulse response function. If for example the up sampling process adds three zero amplitude symbols between the spread spectrum symbols there will be four different periodic samplings available. The time between the samples taken is identical to the time between spread spectrum symbols. This periodic sampling of the filter impulse response is used to create a filter output predictor. Predictions will be made based on the timing of the periodic sampling taken. At a minimum these periodic samplings should be taken on the on-symbol timing and on the inter-symbol timing. The peak reduction unit would then include a first stage providing peak reduction based on the on-symbol timing and a second stage providing peak reduction based on the inter-symbol timing.
  • a multi-stage implementation may be provided.
  • Such a multi-stage implementation may employ multiple stages of peak reduction processing, each corresponding to a different periodic filter sample timing, implemented either in a series configuration or parallel configuration.
  • Each stage of the peak reduction unit may further comprise a feedback loop that provides the peak reduction values back to the filter predictor.
  • duplicating peak power reduction stages may provide further crest factor improvement. These duplications should follow a complete set of all other periodic samplings when processed either in series or parallel.
  • the spread spectrum communication system includes a peak reduction unit that includes a filter output predictor and a peak reduction calculation circuit that bases peak reduction on the filter output predictions and a predetermined filter output limit value.
  • the peak reduction unit also preferably includes a combiner for combining the calculated peak reduction value to the spread spectrum symbol centered in the filter output predictor.
  • the peak reduction unit therefore delays the spread spectrum symbols by one half the filter predictor length and provides peak reduction corrections on a symbol-by-symbol basis in a time-synchronized manner.
  • the combiner may comprise a multiplier circuit and the peak reduction value a gain which when multiplied with the time-synchronized spread spectrum symbol provides a peak adjusted symbol.
  • the combiner may comprise an addition circuit and the peak reduction value a vector which when added to the spread spectrum symbol provides a peak adjusted symbol.
  • the present invention provides a system for reducing peak signal values, the system being adapted for use in a communication system including a filter which provides symbol filtering prior to outputting signals from said system.
  • the system for reducing peak signal values comprises a filter predictor means for receiving spread spectrum symbols prior to filtering by said filter, and predicting the effect of said filtering on said symbols, and means, coupled to the filter predictor means, for reducing the peak value of spread spectrum symbols which are predicted to exceed a peak limit value after being subjected to said filtering.
  • the filter in the communication system can be represented by a predetermined impulse response function and the filter predictor means preferably includes means for receiving filter coefficients corresponding to the impulse response function at a plurality of periodically sampled points.
  • the means for receiving filter coefficients receives filter coefficients from the filter impulse response function at least at on-symbol timing and at inter-symbol timing. Filter coefficients may also be provided at additional impulse function times which are periodically sampled from the impulse response function at the symbol rate. In addition, any or all symbol coefficient times may be repeated to account for peak reduction errors caused by the causal nature of peak reduction processing.
  • the present invention provides a method for reducing peak signal values in a spread spectrum communication system of the type including a filter which may be represented by an impulse response function which provides symbol filtering prior to signal output from said system.
  • the method comprises receiving spread spectrum symbols prior to filtering by said filter and predicting the effect of the filtering on the symbols.
  • the method further comprises adjusting the value of those symbols that are predicted to cause the filter output to exceed a peak limit value.
  • the present invention may be implemented in a spread spectrum cellular communication system, such as a CDMA or WCDMA system.
  • the present invention may be implemented in a base station in such a spread spectrum cellular application.
  • the problem of linear RF amplification of large peaks is avoided and RF amplifiers of reduced cost may be employed.
  • the need for expensive D/A converters is avoided.
  • peak reduction is done prior to filtering which eliminates sideband generation and possible violations of spectrum allocation rules.
  • FIG. 1 is a block schematic drawing of a prior art spread spectrum communications system.
  • FIG. 2 is a block schematic drawing of a prior art spread spectrum communications system employing a signal peak suppression unit.
  • FIG. 3 is a schematic drawing of an impulse response function for a prior art spread spectrum communications system filter.
  • FIG. 4 is a schematic drawing illustrating two consecutive symbols and their filter response function in a prior art spread spectrum communications system.
  • FIGS. 5A and 5B are complex vector diagrams illustrating the effect of filtering on an arbitrary sequence of consecutive symbols in a prior art spread spectrum communications system.
  • FIG. 6 is a block schematic drawing illustrating a spread spectrum communications system providing peak reduction in accordance with the present invention.
  • FIG. 7 is a block schematic drawing illustrating a preferred embodiment of the peak reduction unit of FIG. 6.
  • FIG. 8 is a drawing of a filter impulse response function showing filter coefficients at the on-symbol interval and inter-symbol interval.
  • FIG. 9 is a block schematic drawing illustrating a prefered embodiment of a peak reduction process.
  • FIG. 10 is a block schematic drawing illustrating an alternate embodiment of a peak reduction process using feedback.
  • FIG. 11 is a block schematic drawing illustrating a multi-stage peak reduction unit, in accordance with an alternate embodiment of the present invention.
  • FIGS. 12 - 21 are drawings of a filter impulse response function showing filter coefficients at a plurality of different periodic timings, which filter coefficients may be employed with the multi-stage peak reduction unit of FIG. 11, in accordance with the present invention.
  • FIG. 22 is a block schematic drawing illustrating a multi-stage peak reduction unit employing a parallel implementation of the peak reduction stages, in accordance with the present invention.
  • FIG. 23 is a block schematic drawing illustrating an alternate multi-stage peak reduction unit employing a parallel implementation of the peak reduction stages, in accordance with the present invention.
  • FIG. 24 is a block schematic drawing illustrating one peak reduction stage of the multi-stage peak reduction unit of FIGS. 22 and 23, in accordance with the present invention.
  • FIG. 25 is a complex vector diagram illustrating vectors employed in a peak reduction algorithm in accordance with the present invention.
  • FIG. 26 is a complex vector diagram illustrating vectors employed in an alternate peak reduction algorithm in accordance with the present invention.
  • FIG. 27 is a complex figure diagram illustrating predicted filter output values and a peak reduction operation for a specific example of an input symbol value, in accordance with the present invention.
  • FIG. 28 is a complex figure diagram illustrating predicted filter output values and a peak reduction operation on a different input symbol value, in accordance with the present invention.
  • FIG. 29 is a block schematic drawing illustrating a detailed embodiment of one stage of the peak reduction unit, in accordance with the present invention.
  • FIG. 30 is a block schematic drawing illustrating a detailed embodiment of one stage of the peak reduction unit implementing an approximate peak reduction algorithm, in accordance with the present invention.
  • FIG. 31 is a block schematic drawing illustrating a detailed embodiment of one stage of the peak reduction unit employing feedback, in accordance with the present invention.
  • FIG. 32 is a block schematic drawing illustrating a detailed alternate embodiment of one stage of the peak reduction unit, in accordance with the present invention.
  • FIG. 33 is a block schematic drawing illustrating the alternate embodiment shown in FIG. 32 while using feedback, in accordance with the present invention.
  • FIG. 34 is a block schematic drawing illustrating a detailed embodiment of one stage of the peak reduction unit operating at the inter-symbol interval, in accordance with the present invention.
  • FIG. 35 is a block schematic drawing illustrating the detailed embodiment shown in FIG. 34 using feedback.
  • FIGS. 36A and 36B are block schematic drawings illustrating a detailed embodiment of the multi-stage peak reduction unit employing a parallel implementation of the peak reduction stages illustrated in FIG. 23, in accordance with the present invention.
  • FIG. 6 a preferred embodiment of a spread spectrum communication system employing peak power reduction in accordance with the present invention is illustrated.
  • the illustrated spread spectrum communication system may be implemented in a wireless cellular network, such as a WCDMA or CDMA network, and such provides one preferred application of the present invention, it should be appreciated that other applications and environments for the present invention are also possible.
  • a data channel may comprise audio data, for example in a digital cellular application, or may comprise any other form of data that is desired to be transmitted over the communications system.
  • the data in each channel then passes through a data to symbol converter 100 that provides a stream of symbols from the incoming stream of data bits.
  • a variety of different symbol coding schemes may be used to provide the stream of symbols from the stream of incoming data bits (QPSK or, “Quadrature Phase Shift Keying”, is used in WCDMA). (Implied in FIG.
  • the stream of symbols in each channel is provided to a mixer 110 which mixes the incoming symbol stream in each channel with a spreading code provided from a spreading code circuit 112 .
  • a spreading code provided from a spreading code circuit 112 .
  • a Walsh code can be employed.
  • Each channel receives a unique orthogonal spreading code which allows the individual channels to be recovered at the receiver end by using a matching despreading code.
  • each channel After being combined with a unique spreading code each channel again may be provided to another mixer 114 which combines the signal in each channel with a scrambling code from scrambling code circuit 116 .
  • the scrambling code is used in cellular applications for cell site identification.
  • a scrambling code is typically employed in cellular communications systems, but may be dispensed with in other applications.
  • the output of each channel is then provided to the summing circuit 120 which combines the symbol streams from each of the individual channels and combines them into a single output symbol stream (for each of the two complex quadrature phases).
  • the present invention provides a peak reduction unit 122 that reduces or eliminates signal peaks output from the filter 126 that will exceed a given maximum signal peak power level chosen for the particular application of the communications system.
  • the output of the peak reduction unit 122 is provided to an up-sampling circuit 124 which converts the symbol rate to a frequency which meets or exceeds the bandwidth requirements for the frequency range of interest.
  • the up-sampling process will simply insert zeroes into the symbol stream to allow the signal stream to operate at the desired higher clock rate to meet or exceed the bandwidth requirements.
  • M zeroes will be inserted into the symbol stream, for each incoming symbol, where M is an integer chosen to provide the desired up conversion. Typically the integer M will be at least 1 or greater.
  • the up-sampled signal stream is then provided to a filter 126 . In some cases the operation of the up sampling circuit 124 may be incorporated in the operation of the filter 126 rather than in a separate circuit.
  • the filter output is provided to a digital to analog converter 128 that provides an analog signal. This analog signal will be made up of in phase and quadrature components which are not shown to this detail.
  • This analog signal is mixed at mixer 134 with an RF carrier from RF source 136 , which RF modulated signal is then provided to an RF amplifier 130 and then to an RF transmitter 132 , e.g., in a wireless cellular communications base station application.
  • the mixer 134 in this application is in actuality a quadrature up converting mixer not shown to this detail.
  • the signal output from the filter can optionally be converted from an in-phase and quadrature signal to a real signal offset from the baseband center frequency of zero Hz. If this is done, the D/A converter can be used to create a real intermediate frequency output that can then be mixed to an RF frequency with a simple standard mixer.
  • filtering operation provided by filter 126 is of critical importance in many applications employing spread spectrum communications.
  • filtering is critical due to the necessity to maintain the transmitted signal within a prescribed frequency band.
  • the filter 126 will have a significant effect on the signal peaks produced by the symbol stream and therefore can dramatically impact any peak reduction performed prior to such filtering.
  • the peak reduction unit 122 avoids this problem by predicting the filter output 126 based on the symbol stream input and then performing a peak reduction processing on the symbols based on the predicted signal peak after the filtering.
  • This filter prediction operation of the peak reduction unit 122 may be very accurately implemented since the impulse response function of the filter 126 is known in advance. Therefore, the effect of the filter on any given stream of symbols can be precisely predicted to any desired degree of accuracy by a circuit which has a desired number of filter coefficients as inputs to the circuit to adequately model the filter impulse response function. These filter coefficients are impressed on the incoming symbol stream to simulate the effect of the filter on the incoming symbol stream to create a predicted filtered output stream.
  • the predicted filtered output stream is then subjected to a peak reduction calculation which determines whether the predicted filter output stream will exceed a signal peak limit value and if so what correction is needed. If the limit value is exceeded the actual symbol stream is then subjected to a peak reduction processing which reduces the resultant signal peak to the desired limit value on a symbol-by-symbol basis.
  • FIG. 6 shows the peak reduction unit before up sampling circuit 124 , it may also be configured after the up sampling circuit (but before the filter 126 ).
  • coefficients are taken directly from the filter impulse response function at the up sampled rate. These coefficients are then used to create a filter output predictor. Filter output predictions will then be made at the up sampled rate. From these predictions, peak reductions would be made. This approach is not preferred for certain applications and/or certain impulse response functions.
  • peak reductions may be provided to the zero value symbols added during up sampling.
  • Digital communication systems such as CDMA and WCDMA use transmit and receive filters designed to minimize inter-symbol interference.
  • the zero valued symbols added during up sampling must remain zero valued. Also, operating at the up sampled rate requires processing to be performed at that higher rate. Generally, the higher the processing rate, the more expensive the processing components cost. There may be applications however, where these costs are trivial and need not be considered and processing after up sampling is preferred. Any modifications necessary for the below described specific embodiments to implement the peak reduction unit after up sampling will be apparent to those skilled in the art and are implied herein.
  • Both stages of FIG. 7 can use the reduction process shown in FIG. 9.
  • the reduction process includes a source 144 of the filter coefficients. These filter coefficients are taken from the filter impulse response function at either the on-symbol or inter-symbol interval depending on the processing stage 140 or 142 of FIG. 7.
  • the source of these coefficients may take the form of a memory 144 storing the filter coefficients, e.g., the coefficients illustrated in FIG. 8 for the appropriate symbol interval.
  • filter implementations may have differing filter response functions and therefore different filter coefficients will be stored in the filter coefficients memory 144 .
  • filter coefficients are provided to a filter predictor 146 , which receives the incoming symbol stream provided along line 148 and simulates the effect of filter 126 on the symbol stream at the chosen symbol interval.
  • Two outputs are provided from the filter predictor.
  • One output 147 is a filter coefficient weighted sum using all input filter coefficients and an equal number of time differentiated input symbols.
  • the other output 145 is a filter coefficient weighted sum where only the center filter coefficients and matching centered symbols are used.
  • the second output is the center coefficient and the matching center symbol used to calculate the first output 147 .
  • the two center coefficients will have the same value and may be used along with both matching center symbols used to calculate the first output 147 .
  • the peak reduction algorithm processing circuit 152 compares the magnitude of the first predicted filter output 147 to a predetermined maximum allowable peak limit value L. If the first predicted filter output 147 exceeds the limit value then the peak reduction algorithm circuit 152 calculates an adjustment to the second filter predictor output 145 which will result in a filter output which will remain within the peak limit value after processing by filter 126 of FIG. 6. This adjustment is then applied to the corresponding symbols, delayed by delay circuit 166 , on a symbol-by-symbol basis by combiner 168 .
  • the peak adjusted symbol stream is then output along line 154 .
  • a variety of different algorithms may be employed in the peak reduction algorithm circuit 152 .
  • the specific algorithm chosen may be based on the desired degree of accuracy and the available processing speed and/or complexity of hardware desired for the specific application. For example, in many applications an approximate algorithm may be perfectly acceptable and give the desired peak reduction in the symbol train.
  • FIG. 10 An alternate embodiment of FIG. 9 is shown in FIG. 10 where the filter predictor 146 , the delay 166 , and the combiner 168 of FIG. 9 are incorporated as part of the filter predictor. Adjustments provided by the peak reduction algorithm 152 are then fed back into the filter predictor to incorporate present adjustments on future predictions. This incorporation will be discussed in greater detail when filter predictor embodiments are discussed.
  • FIG. 11 an alternate embodiment of the peak reduction unit 122 (of FIG. 6) is illustrated.
  • the implementation of FIG. 11 provides a multi-stage peak reduction unit with the series arrangement of the multiple stages.
  • the illustrated peak reduction unit includes a plurality of individual stages 320 .
  • Each stage 320 in the peak reduction unit applies a filter prediction operation using a set of periodically sampled filter coefficients corresponding to a particular filter output timing. For example, if the up sampling inserts 9 zeros between symbols then the actual filter operation which occurs will include 10 filter timing points for each symbol interval. To provide a perfectly accurate model of the filter operation each of these filter timing points would need to be included in peak reduction processing. Thus, the filter impulse response function would need to be sampled at 10 different locations for each symbol interval. This example of 10 filter coefficient sampling positions for each symbol interval is illustrated for a specific impulse response function in FIGS. 12 - 21 .
  • FIG. 12 indicates a sampling of the impulse response function periodically at the symbol interval starting at a timing of ⁇ 0.5 from the on-symbol interval, i.e., the halfway point between two symbols offset in the negative time direction (inter-symbol).
  • FIG. 13 illustrates the impulse response function sampled periodically at the symbol interval starting from a timing of ⁇ 0.4.
  • FIGS. 14 - 21 in turn illustrate consecutive sample timing offsets from ⁇ 0.3-+0.4.
  • FIGS. 12 - 21 thus cumulatively represent 10 filter coefficient sample locations symmetrically about the on-symbol interval.
  • Each stage 320 of the peak reduction unit of FIG. 11 implements a filter prediction operation at an individual sample timing point.
  • stage 320 - 1 may correspond to the sample timing illustrated in FIG. 12, stage 320 - 2 to the sample timing illustrated in FIG. 13, etc.
  • the time relationship of the peak reduction stages in FIG. 11 can be in any arbitrary order.
  • any or all stages may be repeated to account for peak reduction errors caused by the causal nature of peak reduction processing.
  • each stage 360 illustrated in FIG. 22 implements a peak production processing based on different timings of the filter coefficients of the filter impulse response function corresponding to a higher rate filtering occurring after up sampling of the input symbols.
  • each stage 360 illustrated in FIG. 22 may perform a peak reduction processing employing filter coefficients sampled at the different timings shown in FIGS. 12 - 21 .
  • each subsequent stage in the multi-stage peak reduction unit receives as an input thereto the already peak adjusted symbols from the preceding stage. Therefore, unnecessary duplication of peak adjustment to symbols previously adjusted is avoided by this series implementation.
  • a multi-stage feedback approach is employed which feeds back peak reduction values from the parallel peak reduction stages into the other stages to achieve a similar result. More specifically, the peak reduction process of the top branch, branch 0 , of FIG. 22 receives feedback from its own internal peak reduction algorithm and also provides this feedback to all lower branches. Lower branches, like branch i, receives feedback from its own internal peak reduction algorithm and feedback from all branches above it. The last branch, branch N ⁇ 1, receives feedback from all branches including its own internal peak reduction algorithm. The bottom stage outputs the fully peak adjusted symbol stream as illustrated in FIG. 22.
  • FIG. 23 an alternate to the parallel processing embodiment is shown. This embodiment is identical to that of FIG. 22 except feedback from all branches is provided to the peak reduction units of each branch. This alternate embodiment improves peak reduction calculations from each branch since each calculation will be based on the most currently adjusted symbols.
  • the peak reduction processing is done in parallel in the embodiments of FIGS. 22 and 23 it may be done faster than the series implementation described previously. Therefore the implementation of FIGS. 22 and 23 may be preferred in some situations. Also, since the processing can be done faster it may be possible to perform filter predictions at more coefficient timings and/or using more coefficients thereby increasing the accuracy of the peak reduction processing using the parallel implementation of FIG. 22.
  • filter predictor 372 which performs a filter prediction processing employing filter coefficients at a specific offset-symbol timing, illustrated as provided from filter coefficient supply 144 .
  • Filter coefficient supply 144 may be hardwired into the circuitry or may take the form of a suitable memory such as a register in a suitably programmed DSP implementation of the peak reduction unit.
  • the specific sample offset timing for the filter coefficients supplied to the filter predictor 372 correspond to selected sample offset timings at the up sampled rate of the actual filter employed in the system.
  • sample timings such as illustrated in FIGS. 12 - 21 may be employed for the filter coefficients stored in filter coefficients supply 144 for each specific stage 360 .
  • the filter predictor 372 outputs the two predicted filtered outputs described in FIG. 9, to the peak reduction algorithm circuit 152 which implements a suitable peak reduction algorithm to determine a peak reduction value, if necessary, to reduce the peak to a desired limit value.
  • the calculated peak reduction value is output from stage 360 as a feedback value F i which is provided to its own internal filter predictor 372 and to the filter predictors of other parallel branches 360 -I of FIGS. 22 and 23.
  • FIG. 25 shows a complex vector diagram illustrating the filter output based on a filter coefficient weighted sum of input symbols using all input coefficients and a filter coefficient weighted sum of input symbols where only the center filter coefficients and matching centered symbols are used. From these two inputs a correction value is calculated for the filter centered symbols suitable to place the filter output within the preset limit value L.
  • the algorithm illustrated in FIG. 25 was specifically designed to induce only amplitude errors to the input symbols. Some communication systems are more tolerant to amplitude errors than phase errors.
  • the output of the filter based on the center input symbols is illustrated by vector A.
  • the predicted filter output based on multiple input symbols, including the center input symbols, is indicated by vector B.
  • the vector D is calculated by taking the difference of these two vectors.
  • Vector D therefore represents the multi-symbol output from the filter with the center symbol vector A missing.
  • the output gA represents a gain adjusted version of vector A which when added to D pulls the filter output back to the limit level L.
  • the remaining vectors shown in FIG. 25 are used to calculate the gain g.
  • the gain g is calculated by the following series of vector computations.
  • This algorithm may be implemented in peak reduction algorithm circuits shown in FIGS. 9, 10 and 24 through use of a suitably programmed DSP or other processor. Since the algorithm involves taking a square root of vector quantities it can be somewhat calculation intensive and therefore it may be desirable to employ an approximate algorithm which nonetheless will provide adequate symbol correction in most cases. In particular, if it is assumed that the difference between the predicted output B and the single symbol output A is relatively small, i.e. D in the above equation is small. The following approximate formula can be used to calculate the gain g needed to reduce the filter output to the limit value L. g ⁇ L + ⁇ A ⁇ - ⁇ B ⁇ ⁇ A ⁇ , for ⁇ ⁇ small ⁇ ⁇ ‘ D ’ ( 2 )
  • the value of gain calculated using the above exact or approximate algorithm is then applied to the combiner 168 illustrated in FIG. 9.
  • the combiner may simply be a multiplier circuit which multiplies the gain g and the input symbol which produced the output vector A.
  • the combiner may be changed to a summing circuit if the gain calculations found in (1) and (2) above are converted to a vector adjustment provided through equation (3) below.
  • the value g C is the gain applied by the filter on the center symbols which produced vector A in FIG. 25.
  • V ( A - gA ) ⁇ 1 g c ( 3 )
  • FIG. 26 shows the calculation of a correction vector that is combined with the center input symbols through addition.
  • the algorithm differs from that of FIG. 25 in that the adjustment permits phase errors in order to minimize the total distortion energy added. More particularly, as illustrated in FIG. 26 the vectors A, B, and D have the same meaning as in relation to FIG. 25.
  • the value C is the additive adjustment made to the predicted filter output to place it at the limit value L.
  • the value of the correction vector calculated in equation (5) above is then applied to the combiner 168 illustrated in FIG. 9.
  • the combiner may simply be an addition circuit which adds the vector V to the center symbols which produced the output vector A.
  • the combiner may be changed to a multiplier circuit if the vector calculation found in (4) is converted to a gain adjustment provided through equation (6) below.
  • FIGS. 27 and 28 examples of the peak reduction processing in accordance with the present invention are illustrated in two complex vector diagrams.
  • FIGS. 27 and 28 apply to the case where only one center symbol is adjusted.
  • the input symbol shown could however represent the combination of two center symbols.
  • input symbols are provided with filter predictor processing. Since the output of the filter is dependent on many symbols in time, not just the center symbol to be adjusted, the output can be represented as the center symbol and circle representing the affect of symbols neighboring in time.
  • FIGS. 29 through 35 show different embodiments of peak reduction units using the algorithms given in equations (1), (2), (3), (5), and (6).
  • FIGS. 29, 30, 32 , 34 represent the peak reduction processing shown in FIG. 9.
  • FIGS. 31, 33, and 35 represent the reduction processing shown in FIG. 10.
  • An example of the parallel processing shown in FIGS. 23 and 24 will be given in FIG. 36A and 36B.
  • FIG. 29 an embodiment of the peak reduction unit using equation (1) is illustrated in a block schematic drawing.
  • employing a multi-tap filter 200 may advantageously combine the delay circuit 166 and the filter predictor circuit 146 shown in FIG. 9.
  • the filter 200 includes a plurality of individual memory registers 202 of which 5 are illustrated in the specific embodiment of FIG. 29. It should be appreciated however that additional or fewer delay memory registers may be provided and in general N such memory registers 202 will be provided forming an N element shift register.
  • a memory register output e.g., at the center memory register, a delayed symbol train may be provided so that the peak correction can be done on a correctly timed symbol-by-symbol basis at the combiner 168 .
  • Such a delayed output from the N element memory registers is illustrated by line 205 and thus corresponds to the output of the delay circuit 166 illustrated in FIG. 9.
  • the output provided along line 204 is derived from a tap of the center delay stage after multiplication with the center filter coefficient.
  • This line represents the center filtered symbol output (line 145 in FIG. 9 and vector A in FIG. 25) which is provided to the peak reduction algorithm processing circuit 152 as shown in FIG. 29.
  • the delayed outputs from each of the memory registers 202 are provided to a corresponding multiplier 206 which also receives a corresponding filter coefficient as an input thereto.
  • the filter coefficients g N may correspond to any of symbol interval coefficients illustrated in FIG. 8 or FIGS. 12 - 21 depending on which stage in the processing of FIGS. 9 or 11 is represented.
  • filter response functions may be used depending on the particular filter being predicted and the coefficients will vary accordingly.
  • additional coefficients may be taken at any symbol interval from the impulse response function with the example of five coefficients being purely illustrative in nature, and more or less than five coefficients may be employed for the particular implementation, depending on the specific impulse response function being modeled as well as the speed of the processing system employed and the desired accuracy.
  • the outputs from the multiplier circuits 206 are provided to summing circuit 208 which sums the plural outputs and provides them along line 210 .
  • the output along line 210 corresponds to a filter coefficient weighted sum of symbols taken at a specific symbol interval and thus corresponds to a model of the filter impact on the symbols at that interval.
  • This predicted filter symbol output is provided along line 210 as an input to the peak reduction algorithm circuit 152 .
  • the peak reduction algorithm circuit 152 also receives the delayed center symbol filter output along line 204 as noted above. This delayed center symbol filter output stream is provided along line 212 to a subtraction circuit 216 , and along line 214 , to algorithm processor 218 .
  • the algorithm processor 218 which receives the two input symbol streams along line 220 and 214 , also receives the limit value L as input.
  • the algorithm processor 218 computes the gain g using equation (1) to reduce the filtered outputs to a value lying within the limit value L.
  • the computed gain value g from the algorithm processor 218 is output along line 232 to selection switch 230 .
  • the filtered output stream provided along line 210 is also provided to magnitude detection circuit 222 .
  • the magnitude detection circuit 222 determines the magnitude of the filtered outputs, i.e., the absolute value of the complex vector quantity comprising the outputs, which magnitude is provided as an output along line 224 .
  • This magnitude is provided to comparator 226 which compares the magnitude of the filtered symbols to the limit value L. If the magnitude of the filtered symbol exceeds the limit value L the output from the comparator 226 takes a first value (e.g., “1”). If the magnitude of the filtered symbol is less than the limit value L then the output from the comparator 226 is a second value (e.g., “0”). This value, i.e.
  • a “0” or “1”, is then provided as an output along line 228 to selection switch 230 .
  • the output from the selection switch 230 is a unit signal which has no affect on the symbol stream provided along line 205 to combiner 168 (illustrated as a multiplier in the specific embodiment of FIG. 29).
  • the signal provided along line 228 to selection switch 230 is a one, corresponding to the filtered symbol value exceeding the limit value L, then the computed gain value g provided from algorithm processor 218 is output to multiplier 168 . In this way the symbol stream provided along line 205 will be gain reduced by the appropriate value computed by the algorithm only if necessary on a symbol-by-symbol basis and appropriately peak adjusted symbols will be output on line 154 .
  • circuit elements illustrated in FIG. 29 may be implemented solely in hardware, solely in software, i.e., as a suitably programmed DSP or other processor, or may be implemented as a combination of hardware and software.
  • the filter 200 may be implemented as hardware whereas the algorithm processor 218 is implemented as a suitably coded DSP processor.
  • the circuitry of algorithm processor 218 may be implemented as a programmable gate array circuit.
  • filter 200 and/or difference circuit 216 and magnitude detector 222 may be implemented as a gate array circuit and combined with a processor based circuit 218 . Therefore, it will be appreciated that a variety of different combinations of implementations of the circuitry illustrated in FIG. 29 are possible.
  • FIG. 30 an alternate embodiment of the peak reduction unit shown in FIG. 29 is illustrated.
  • the peak reduction algorithm is implemented in a simplified peak reduction algorithm circuit 152 that utilizes an approximate equation for the peak reduction to be applied to the input symbols.
  • the specific embodiment illustrated in FIG. 30 may implement the equation (2) described above that provides an approximate calculation for the gain g applied to the symbol vector to bring it to the limit value L.
  • the equation involves relatively simple calculations involving the limit value L, the magnitude of the center symbol filter output A, and the magnitude of the predicted filtered output B. Comparing this equation to the circuitry of peak reduction algorithm circuit 152 illustrated in FIG. 30 shows that circuit 222 , 250 , 252 , 254 and 256 implement equation (2) in a straightforward manner. More specifically, line 204 along with the magnitude detection circuit 250 provides the magnitude of the center symbol filter output A. The predicted filtered output is provided from filter 200 to magnitude detection circuit 222 which determines the magnitude of the predicted filtered output B. These two magnitudes are provided to subtraction circuit 252 , which performs a subtraction of the symbol magnitudes to provide the value
  • Adder circuit 254 (which may be a subtraction circuit if circuit 252 interchanges its inputs) then adds this value provided from circuit 252 to the limit value L.
  • the center filtered output provided from circuit 250 is provided to division circuit 256 which also receives the output of circuit 254 to provide the approximate peak reduction gain g given by the above equation (2).
  • circuit implementation illustrated in FIG. 30 for the peak reduction algorithm circuit 152 provides a relatively simple implementation that may be easily provided in hardware.
  • This hardware may take the form a programmable gate array or other hardware implementation, or in a relatively simple program implemented in a DSP or other processor.
  • This relative simplicity of the implementation shown in FIG. 30 can have cost and/or speed advantages and may be preferred in particular applications.
  • the remainder of the circuitry in the embodiment illustrated in FIG. 30 may be precisely the same as illustrated in FIG. 29, and may operate in exactly the same manner as described above. Therefore, the operation of this common circuitry will not be repeated for describing the embodiment of FIG. 30.
  • FIG. 31 an alternate embodiment of the peak reduction unit is illustrated.
  • the embodiment of FIG. 31 employs feedback from the output of the peak reduction algorithm circuit 152 to the filter predictor to increase the accuracy of the filter prediction operation.
  • FIG. 31 therefore represents one embodiment of FIG. 10. More specifically, as in the previously described embodiments, the filter predictor and the delay circuit are preferably combined in a finite element filter 200 which incorporates a plurality of memory registers 202 which receive the input symbols and operate as an N element shift register. As in the case of the embodiment of FIG. 29, the output of the memory registers are provided to multiplier circuits 206 which also receive the filter coefficients as inputs thereto.
  • the multiplier outputs are provided to adder circuit 208 to provide the filtered output symbols also as in the case of the embodiment of FIG. 29.
  • the peak reduction algorithm circuit 152 illustrated in FIG. 31 also corresponds to that in FIG. 29, however, it may be modified to implement a variety of different algorithms as has been discussed above in relation to previous embodiments.
  • the output of the peak reduction algorithm circuit 152 is fed back to the filter 200 .
  • the output of the peak reduction algorithm circuit 152 is provided back along line 262 to a multiplier 168 which provides the peak reduction gain calculated by the circuit 152 to the output of the center delay stage of the N stage memory registers of filter 200 .
  • the output of the multiplier 168 provided to the downstream stages of the memory registers includes the already gain reduced symbol values. This will more accurately reflect the actual processing by the filter 126 (referring to FIG. 6) since the gain reduced symbols will be included in the computation of the filtered symbol by filter 200 . Therefore, the embodiment illustrated in FIG. 31 may in many cases provide a more accurate filter prediction and may be preferred in some applications.
  • the feedback modification provides an adjusted symbol for all following peak adjustment calculations.
  • the pre-adjusted symbol was used to calculate peak adjustments preceding the adjustment time. This means that when the adjusted symbol stream is passed through the filter ( 20 in FIG. 6) the adjusted symbol will participate in creating peaks both preceding and following the adjusted symbol. New peaks therefore can be created preceding the adjusted symbol. These new peaks are the result of the causal or non-anticipatory nature of the peak adjustment process. Simply repeating each stage in the peak reduction processes shown in FIGS. 7, 11, 22 and 23 can easily eliminate these new peaks.
  • FIG. 32 one embodiment that adjusts symbols based on adding vectors is illustrated.
  • the delay circuit 166 of FIG. 9 is implemented as part of a series of memory registers forming part of the filter predictor circuit 146 in a similar manner to embodiments described previously.
  • filter 200 includes a plurality of the memory registers 202 which may operate as an N element shift register, the specific illustration being a 7 element shift register.
  • the output of the center stage of the memory registers is tapped as an output to provide the delayed symbols along line 205 to combiner 168 .
  • Combiner 168 is illustrated as an adder circuit.
  • the output of the memory register stages are provided to multiplier circuits 206 which also receive as inputs thereto filter coefficient values at the particular symbol timing corresponding to that stage.
  • the outputs of the multipliers 206 are provided to summing circuit 208 which outputs a predicted filter output value along line 210 , similarly to previously described embodiments.
  • the predicted filter outputs along line 210 are provided to the peak reduction algorithm circuit 218 which implements a particular peak reduction algorithm on the predicted filter outputs and provides the reduction value, if any, to combiner 168 .
  • a particularly simple algorithm may be implemented that does not require an input from the center filtered symbol output along line 204 but simply operates on the predicted filter outputs provided along line 210 .
  • the algorithm also employs as input the desired limit value L and the gain of the center tap of the filter predictor, g 4 for the particular embodiment shown.
  • Such an algorithm may correspond to equation (5) described above in relation to FIG. 26.
  • Other algorithms however, may also be employed within circuit 338 .
  • the magnitude of the predicted filter outputs provided along line 210 is determined by magnitude detection circuit 222 . This is provided to a comparator 226 which compares the magnitude of the predicted filter output values to the threshold L.
  • the predicted filter outputs are also provided to algorithm processor circuit 218 which may be a suitably programmed DSP or other processor which implements equation for the particular embodiment shown or other suitable algorithm which operates on the predicted symbols. Alternatively, the algorithm processor 218 may be implemented in a gate array structure or other hardware implementation. The output from the algorithm processor 218 is provided to selector switch 230 that also receives the output of the comparator 226 .
  • the output from the comparator enables the switch 230 to output the peak correction value to combiner 168 .
  • the output of the comparator to the selector switch 230 selects a zero output to the combiner 168 corresponding to no peak adjustment to the symbol stream.
  • FIG. 33 an alternate embodiment of FIG. 32 is illustrated employing a feedback of the peak adjustment to the filter predictor as given in FIG. 10. More specifically, in the embodiment of FIG. 33, filter 200 receives a fed back peak adjustment value from the peak reduction algorithm circuit 218 along line 262 .
  • Filter 200 illustrated in FIG. 33 may correspond to an N stage implementation as in the case of FIG. 32 and therefore need not be described in detail.
  • the peak value adjustment provided along line 262 may be provided to a combiner 168 , illustrated as an adder in FIG. 33, configured after the center stage of the memory register forming part of filter 200 . Therefore, the peak adjustments to the symbols are included in the subsequent stages of the filter providing an additional improvement in the prediction capability of the filter 200 .
  • FIG. 33 is purely illustrative and should not be taken as limiting in nature.
  • FIG. 34 a block schematic drawing of an alternate embodiment of the peak reduction circuit unit of FIG. 29 is illustrated.
  • FIG. 34 substantially corresponds to FIG. 29 except the delay is one element longer and the two adjacent symbols centered in the filter predictor memory registers are adjusted. Both center coefficients have the same value.
  • FIG. 34 The implementation of the circuit shown in FIG. 34 substantially corresponds to that of FIG. 29 and accordingly like numerals are employed for like components, therefore the specific description of each component will not be repeated.
  • the circuit operates to predict the filter impulse response effect on the input symbols at the inter-symbol interval, using a multi-tap filter 200 , and provide peak reduction processing based thereon.
  • Filter 200 corresponds generally to filter 200 in FIG. 29 with the following modifications.
  • t the inter-symbol interval filter coefficients
  • the particular filter coefficients are purely illustrative in nature in FIG. 8 and so the inputs g N are not limited to the specific inter-symbol values shown there.
  • a filter output from both center filter taps 202 - 3 and 202 - 4 is provided to a summing circuit 240 to create line 204 .
  • the line 204 is equivalent to the single symbol filter output A shown in FIGS. 25 and 26.
  • the peak adjustment is then processed as before with the gain correction applied to both center taps through the use of a single element memory register 244 and multiplier 242 .
  • the output symbol stream on line 154 provides a properly peak adjusted symbol stream adjusted on a symbol-by-symbol basis at the inter-symbol interval but otherwise in the same manner as discussed in relation to FIG. 29.
  • the processing is thus preferably the same in FIG. 34 as in FIG. 29, in some circumstances it may be desirable to implement a different algorithm in FIG. 34 from FIG. 29 or otherwise modify the processing at the inter-symbol interval from the on-symbol interval.
  • the filter 200 includes a feedback from the peak reduction algorithm circuit 152 .
  • This feedback loop provides the gain g for peak reduction calculated by the peak reduction algorithm circuit 152 along line 262 to the N stage memory registers forming part of filter 200 .
  • this fed back gain is provided to multiplier 168 - 1 and multiplier 168 - 2 on opposite sides of the fourth memory register. This introduces the symbol gain to both symbols most responsible of inter-symbol peaks.
  • This implementation is based on the specific inter-symbol impulse response function of FIG. 8 and the specific choice of filter delay stages.
  • the output of the stage reduction process is provided from the last stage of the memory registers along line 154 as illustrated.
  • the feed back of symbol reduction into the memory registers can improve the prediction capability of the filter 200 and may be preferred in some cases.
  • FIGS. 34 and 35 describe alternate embodiments to FIGS. 29 and 31. Similar alternate embodiments can be made to FIGS. 30 and 32. These alternate embodiments should be apparent to those skilled in the art from the foregoing explanation.
  • FIGS. 36A and 36B a detailed implementation of the parallel multi-stage peak reduction unit of FIG. 23 is illustrated.
  • the particular implementation shown in FIG. 36A includes 10 parallel peak reduction processing stages. It will be appreciated, however, that this is purely illustrative and a greater or lesser number of stages may be employed depending on the particular application.
  • Each stage includes a delay circuit 370 which as shown may be implemented as a sequence of memory registers 378 each one of which delays the symbol stream by a time corresponding to the time between symbols. As before, taps are taken from these memory registers to calculate a filter coefficient weighted sum of symbols stored in the memory registers. As shown in FIG. 36A an additional delay memory register must be added to successive parallel stages. These delay registers allow for proper timing of the feedback symbol adjustments from the parallel stages.
  • the outputs of the multipliers 206 are provided to the summing circuit 208 which provides the filter coeficient weighted sum of the symbols stored in the memory registers.
  • the output along line 210 therefore represents a prediction of the filter output ( 126 of FIG. 6) at the timing associated to the present filter coeficients g i,n .
  • the output of the filter predictor 200 provided along line 210 is provided to peak reduction algorithm calculation circuit 218 .
  • the peak reduction algorithm calculator circuit includes a magnitude detection circuit 222 that receives the predicted filtered outputs along line 210 and detects the magnitude thereof.
  • the detected magnitude of the predicted filtered outputs is provided to comparator 226 that also receives a predetermined limit value L and the value of the center filter tap gain g 4 .
  • a switch enabling signal is provided to selector siwitch 230 .
  • the switch 230 is enabled so as to provide an output which does not adjust the peak value, e.g., a zero value in the illustrated embodiment.
  • the predicted filter outputs are also provided to algorithm processor 218 that may implement any of a number of suitable peak reduction algorithms. In the specific implementation shown which only receives as input the predicted filtered symbol values, the limit value L, and the gain applied to the center tap of the filter predictor g 4 , a suitable algorithm implemented by that circuit may be that of equation (5).
  • the output of algorithm processor 218 is then provided as a feedback peak reduction value Fi to the other stages if selector switch 230 is enabled for such an output by comparator 226 .
  • Each parallel branch produces a feedback symbol adjustment. These feedback adjustments are provided to each of the parallel branches so that the latest symbol values can be included in future filter predictions.
  • the feedback to the branches can be implemented to two ways. These two ways are illustrated in FIGS. 22 and 23.
  • FIG. 36 shows an implementation of the embodiment shown in FIG. 23. The symbol adjustment of each parallel branch is provided to all parallel branches. The feedback from lower branches is not shown in the upper branches since the feedback would occur after the last taped memory register.
  • FIG. 36 could be modified to represent FIG. 22 if feedback of each individual branch fed back to itself and all lower branches.
  • the embodiment of FIG. 22 is less accurate than FIG. 23 since future predictions of all branches would not be based on the most current symbol values. FIG. 23 would however provide effective peak reduction.
  • FIG. 36A and 36B show a parallel implementation of FIG. 33 with the inclusion of additional feedback from other parallel stages.
  • FIGS. 31 and 35 could be likewise modified for use in the above parallel embodiment.
  • FIGS. 22, 23, and 36 A could also be produced by providing multiple taps off of each memory register in one long multi-stage shift register. Feedback corrections would then be calculated in parallel by methods shown in FIGS. 24 and 36B by properly grouping the feedback taps with respect to the corresponding filter coefficients. Parallel calculated feedback values would then be supplied back to feedback points as shown in FIG. 36A line 9 .
  • the illustrated peak reduction system and method of the present invention have been illustrated as implemented in a spread spectrum communication system, such as a CDMA or WCDMA cellular network, and such provides one preferred application of the present invention, it should be appreciated that other applications and environments for the peak reduction system and method of the present invention are also possible.
  • the peak reduction system and method of the present invention may also be advantageously employed in a multi-carrier cellular base station that is not necessarily a spread spectrum communication system. Accordingly, the described specific applications and environments for the peak reduction system and method of the present invention should not be viewed as in any sense limiting in nature and are merely illustrative of the present invention.
US09/746,167 2000-04-19 2000-12-22 System and method for peak power reduction in spread spectrum communications systems Expired - Lifetime US6449302B2 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
US09/746,167 US6449302B2 (en) 2000-04-19 2000-12-22 System and method for peak power reduction in spread spectrum communications systems
EP01913130A EP1281262A4 (en) 2000-04-19 2001-02-28 SYSTEM AND METHOD FOR CRETE POWER REDUCTION IN SPREAD SPECTRUM COMMUNICATIONS SYSTEMS
KR10-2002-7014082A KR100466057B1 (ko) 2000-04-19 2001-02-28 확산 스펙트럼 통신 시스템들에서 피크 전력 감소를 위한시스템 및 방법
CNB018082831A CN1284345C (zh) 2000-04-19 2001-02-28 在扩频通信系统中降低峰值功率的系统和方法
AU2001241825A AU2001241825A1 (en) 2000-04-19 2001-02-28 System and method for peak power reduction in spread spectrum communications systems
CA002406757A CA2406757C (en) 2000-04-19 2001-02-28 System and method for peak power reduction in spread spectrum communications systems
PCT/US2001/006317 WO2001082547A1 (en) 2000-04-19 2001-02-28 System and method for peak power reduction in spread spectrum communications systems
US10/200,399 US7003017B2 (en) 2000-04-19 2002-07-22 Method for peak power reduction in spread spectrum communications systems

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US19851600P 2000-04-19 2000-04-19
US21289200P 2000-06-20 2000-06-20
US09/746,167 US6449302B2 (en) 2000-04-19 2000-12-22 System and method for peak power reduction in spread spectrum communications systems

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/200,399 Continuation US7003017B2 (en) 2000-04-19 2002-07-22 Method for peak power reduction in spread spectrum communications systems

Publications (2)

Publication Number Publication Date
US20020006157A1 true US20020006157A1 (en) 2002-01-17
US6449302B2 US6449302B2 (en) 2002-09-10

Family

ID=24999730

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/746,167 Expired - Lifetime US6449302B2 (en) 2000-04-19 2000-12-22 System and method for peak power reduction in spread spectrum communications systems
US10/200,399 Expired - Lifetime US7003017B2 (en) 2000-04-19 2002-07-22 Method for peak power reduction in spread spectrum communications systems

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/200,399 Expired - Lifetime US7003017B2 (en) 2000-04-19 2002-07-22 Method for peak power reduction in spread spectrum communications systems

Country Status (2)

Country Link
US (2) US6449302B2 (US20020006157A1-20020117-M00001.png)
WO (1) WO2001082547A1 (US20020006157A1-20020117-M00001.png)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040066739A1 (en) * 2002-10-07 2004-04-08 Koninklijke Philips Electronics N.V. Simplified implementation of optimal decoding for COFDM transmitter diversity system
US20040066839A1 (en) * 2002-10-07 2004-04-08 Kwon-Hue Choi Channel transmission symbol generating system on multi-carrier communication for reduction of multiple access interference, and method thereof
US20040136395A1 (en) * 2002-07-31 2004-07-15 Hiroshi Itahara Multicarrier transmission method and apparatus
US20050175073A1 (en) * 2002-11-01 2005-08-11 Kari Pajukoski Data transmission method and transmitter
US20070098054A1 (en) * 2000-04-07 2007-05-03 Natl. Institute Of Inform. And Communic. Tech. Pseudo-random number sequence output unit, transmitter, receiver, communication system and filter unit
WO2014044061A1 (zh) * 2012-09-21 2014-03-27 华为技术有限公司 降低发射功率的方法和装置

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396817B2 (en) * 1998-08-31 2002-05-28 Qualcomm Incorporated Signal splitting method for limiting peak power in a CDMA system
US6449302B2 (en) * 2000-04-19 2002-09-10 Powerwave Technologies, Inc. System and method for peak power reduction in spread spectrum communications systems
US7170952B2 (en) * 2001-07-02 2007-01-30 Powerwave Technologies, Inc. System and method for post filtering peak power reduction in communications systems
US7095798B2 (en) * 2001-08-02 2006-08-22 Powerwave Technologies, Inc. System and method for post filtering peak power reduction in multi-carrier communications systems
US7697591B2 (en) * 2002-08-26 2010-04-13 Texas Instruments Incorporated Crest factor reduction processor for wireless communications
JP3990974B2 (ja) * 2002-11-26 2007-10-17 株式会社日立コミュニケーションテクノロジー ピークファクタ低減装置
US7450539B1 (en) 2003-02-11 2008-11-11 Analog Devices, Inc. Power regulation for a multi-carrier communication system
DE10320917A1 (de) * 2003-05-09 2004-12-09 Infineon Technologies Ag Verfahren und Schaltung zur Crestfaktor-Reduzierung
DE10325838B4 (de) * 2003-06-06 2012-03-08 Lantiq Deutschland Gmbh Verfahren und Schaltung zur Crestfaktor-Reduzierung
DE10325835B4 (de) * 2003-06-06 2012-03-08 Lantiq Deutschland Gmbh Verfahren zur Modellierung eines Modellfilters und Schaltung
CN100479339C (zh) * 2003-06-13 2009-04-15 独立行政法人科学技术振兴机构 扩频通信设备和扩频通信方法
US7042287B2 (en) * 2003-07-23 2006-05-09 Northrop Grumman Corporation System and method for reducing dynamic range and improving linearity in an amplication system
JP4287225B2 (ja) * 2003-09-18 2009-07-01 株式会社日立国際電気 送信機
JP2005106684A (ja) * 2003-09-30 2005-04-21 Konica Minolta Medical & Graphic Inc 放射線画像変換パネル及びその製造方法
FR2873876B1 (fr) * 2004-07-27 2006-11-17 Cnes Epic Procede d'etalement de spectre avec effacement de sous- bandes
JP4823013B2 (ja) * 2006-10-18 2011-11-24 株式会社日立製作所 ピークファクタ低減装置およびベースバンド信号処理装置
JP4409603B2 (ja) * 2005-09-27 2010-02-03 富士通株式会社 ピーク抑圧機能を有する無線送信装置
US8098744B2 (en) * 2007-01-03 2012-01-17 Freescale Semiconductor, Inc. Reducing a peak-to-average ratio of a signal using filtering
KR101525968B1 (ko) 2007-12-19 2015-06-10 팔콘 나노, 인코포레이티드. 컴먼 웨이브와 측파대 경감 통신 시스템 및 통신속도, 스펙트럼 효율, 다른 효과를 높이기 위한 방법
US8457226B2 (en) * 2008-10-10 2013-06-04 Powerwave Technologies, Inc. Crest factor reduction for OFDM communications systems by transmitting phase shifted resource blocks
JP5223930B2 (ja) * 2008-12-25 2013-06-26 富士通株式会社 信号生成装置、送信装置、信号生成方法、送信方法および通信システム
US8594590B2 (en) * 2010-12-31 2013-11-26 Motorola Solutions, Inc. Method for controlling peak-to-average power ratio of single carrier FDMA system
CN103701748B (zh) * 2013-12-31 2017-07-07 京信通信系统（中国）有限公司 通信系统的削峰方法和系统
EP3395027B1 (en) 2015-12-23 2020-02-05 Telefonaktiebolaget LM Ericsson (publ) Error scaling in crest factor reduction
FI20216045A1 (en) * 2021-10-08 2022-05-19 Nokia Solutions & Networks Oy SORTING CFR ERROR OF TRANSMISSION BELT

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898566A (en) 1972-10-02 1975-08-05 Phasecom Corp Method and apparatus for reducing distortion in multicarrier communication systems
US5228055A (en) * 1991-01-31 1993-07-13 Clarion Co., Ltd. Spread spectrum communication device
US5490172A (en) 1994-07-05 1996-02-06 Airnet Communications Corporation Reducing peak-to-average variance of a composite transmitted signal via out-of-band artifact signaling
GB9418514D0 (en) 1994-09-14 1994-11-02 At & T Global Inf Solution Information transmission system
US5651028A (en) 1995-05-09 1997-07-22 Unisys Corporation Data transmission system with a low peak-to-average power ratio based on distorting frequently occuring signals
US5621762A (en) * 1995-06-12 1997-04-15 Motorola, Inc. Radio with peak power and bandwidth efficient modulation
US5822360A (en) * 1995-09-06 1998-10-13 Solana Technology Development Corporation Method and apparatus for transporting auxiliary data in audio signals
US5727026A (en) 1995-11-15 1998-03-10 Motorola, Inc. Method and apparatus for peak suppression using complex scaling values
JPH09284353A (ja) 1996-04-18 1997-10-31 Matsushita Commun Ind Co Ltd 受信機
GB2313525B (en) 1996-05-24 2000-06-07 Motorola Ltd Filter for multicarrier communication system and method for peak power control therein
JP2751959B2 (ja) * 1996-07-15 1998-05-18 日本電気株式会社 Ｃｄｍａ受信装置の受信タイミング検出回路
JP3311950B2 (ja) * 1996-12-19 2002-08-05 富士通株式会社 符号多重無線装置
US6130918A (en) 1997-12-01 2000-10-10 Nortel Networks Limited Method and apparatus for reducing the peak-to-average ratio in a multicarrier communication system
US6266320B1 (en) * 1998-04-08 2001-07-24 Telefonaktiebolaget Lm Ericsson (Publ) Amplitude limitation in CDMA system
US6236864B1 (en) 1998-11-27 2001-05-22 Nortel Networks Limited CDMA transmit peak power reduction
US6597746B1 (en) * 1999-02-18 2003-07-22 Globespanvirata, Inc. System and method for peak to average power ratio reduction
US6294956B1 (en) 1999-11-19 2001-09-25 Lucent Technologies Inc. System and method for producing amplified signal(s) or version(s) thereof
US6449302B2 (en) * 2000-04-19 2002-09-10 Powerwave Technologies, Inc. System and method for peak power reduction in spread spectrum communications systems

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070098054A1 (en) * 2000-04-07 2007-05-03 Natl. Institute Of Inform. And Communic. Tech. Pseudo-random number sequence output unit, transmitter, receiver, communication system and filter unit
US7466780B2 (en) * 2000-04-07 2008-12-16 Ken Umeno Pseudo-random number sequence filter, filtering method and data recording medium
US20040136395A1 (en) * 2002-07-31 2004-07-15 Hiroshi Itahara Multicarrier transmission method and apparatus
US6982965B2 (en) 2002-07-31 2006-01-03 Matsushita Electric Industrial Co., Ltd. Multicarrier transmission method and apparatus
US7460500B2 (en) 2002-07-31 2008-12-02 Panasonic Corporation Multicarrier transmission method and apparatus
US20040066739A1 (en) * 2002-10-07 2004-04-08 Koninklijke Philips Electronics N.V. Simplified implementation of optimal decoding for COFDM transmitter diversity system
US20040066839A1 (en) * 2002-10-07 2004-04-08 Kwon-Hue Choi Channel transmission symbol generating system on multi-carrier communication for reduction of multiple access interference, and method thereof
US7206333B2 (en) * 2002-10-07 2007-04-17 Electronics And Telecommunications Research Institute Channel transmission symbol generating system for a multi-carrier communication system for reduction of multiple access interference and method thereof
US20050175073A1 (en) * 2002-11-01 2005-08-11 Kari Pajukoski Data transmission method and transmitter
WO2014044061A1 (zh) * 2012-09-21 2014-03-27 华为技术有限公司 降低发射功率的方法和装置
US9374779B2 (en) 2012-09-21 2016-06-21 Huawei Technologies Co., Ltd. Method and apparatus for reducing transmit power

Also Published As

Publication number Publication date
US20020196839A1 (en) 2002-12-26
US6449302B2 (en) 2002-09-10
US7003017B2 (en) 2006-02-21
WO2001082547A1 (en) 2001-11-01

Similar Documents

Publication Publication Date Title
US6449302B2 (en) System and method for peak power reduction in spread spectrum communications systems
EP3270558B1 (en) System and apparatus for post filtering peak power reduction in multi-carrier communications systems
US7194039B2 (en) Method for peak power reduction in multiple carrier communications systems
JP4224168B2 (ja) 基地局装置及びピーク電力抑圧方法
KR100208648B1 (ko) 무선 주파수 통신 시스템에서 신호를 디지탈 프로세싱하기 위한 장치 및 방법
US7340224B2 (en) Devices for reducing the dynamic range of signals in transmitters of communication systems
US7817746B2 (en) Peak factor reduction unit and baseband signal processing device
US20040198414A1 (en) System and method for eliminating signal zero crossings in single and multiple channel communication systems
US7170952B2 (en) System and method for post filtering peak power reduction in communications systems
US8358711B2 (en) Circuit arrangement for reducing a crest factor, and method for reducing a signal dynamic range
US7352828B2 (en) Receiving apparatus and receiving method
US7693208B2 (en) Method and circuit for limiting the power of a signal compiled from spread-coded signals
CA2406757C (en) System and method for peak power reduction in spread spectrum communications systems
US7577183B2 (en) Transmission apparatus and peak reduction method
US7072422B2 (en) Device and method for spectrally shaping a transmission signal in a radio transmitter
US6678320B1 (en) Efficient finite impulse response filter implementation for CDMA waveform generation
EP1405427B1 (en) System and method for post filtering peak power reduction in communications systems
JP3595173B2 (ja) 無線装置の送信電力制御方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: POWERWARE TECHNOLOGIES, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUNTON, MATTHEW J.;REEL/FRAME:011395/0420

Effective date: 20001221

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: WELLS FARGO FOOTHILL, LLC, AS AGENT, CALIFORNIA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:POWERWAVE TECHNOLOGIES, INC.;REEL/FRAME:022507/0027

Effective date: 20090403

Owner name: WELLS FARGO FOOTHILL, LLC, AS AGENT,CALIFORNIA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:POWERWAVE TECHNOLOGIES, INC.;REEL/FRAME:022507/0027

Effective date: 20090403

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: POWERWAVE TECHNOLOGIES, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO CAPITAL FINANCE, LLC, FKA WELLS FARGO FOOTHILL, LLC;REEL/FRAME:028819/0014

Effective date: 20120820

AS Assignment

Owner name: P-WAVE HOLDINGS, LLC, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:POWERWAVE TECHNOLOGIES, INC.;REEL/FRAME:028939/0381

Effective date: 20120911

AS Assignment

Owner name: P-WAVE HOLDINGS, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:POWERWAVE TECHNOLOGIES, INC.;REEL/FRAME:031718/0801

Effective date: 20130522

AS Assignment

Owner name: POWERWAVE TECHNOLOGIES S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:P-WAVE HOLDINGS, LLC;REEL/FRAME:032361/0929

Effective date: 20140220

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11

AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:POWERWAVE TECHNOLOGIES S.A.R.L.;REEL/FRAME:034216/0001

Effective date: 20140827

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY