US20020003244A1 - Low power ram memory cell using a precharge line pulse during write operation - Google Patents
Low power ram memory cell using a precharge line pulse during write operation Download PDFInfo
- Publication number
- US20020003244A1 US20020003244A1 US09/200,079 US20007998A US2002003244A1 US 20020003244 A1 US20020003244 A1 US 20020003244A1 US 20007998 A US20007998 A US 20007998A US 2002003244 A1 US2002003244 A1 US 2002003244A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- line
- semiconductor memory
- transistors
- precharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Definitions
- the present invention relates to a semiconductor memory device, and more specifically to a low power RAM memory cell having cross-coupled CMOS inverters.
- FIG. 1 shows a conventional CMOS six transistor SRAM memory cell.
- the memory cell 1 includes a pair of cross-coupled CMOS inverters 2 and 3 , each of which is coupled to a bit line 4 and 5 .
- the first inverter 2 is coupled to a first bit line 4 through a bidirectional access device 6
- the second inverter 3 is coupled to an adjacent second bit line 5 through a second access device 7 .
- different voltages must be applied to the two bit lines 4 and 5 .
- this type of access to the storage node of the memory cell can be termed “differential.”
- bit line voltage swing amplitude is dependent upon the length of time the memory cell has been activated.
- the voltage difference caused by the swing can be kept quite small and sensed by the sense amplifier of the memory device in order to reduce power consumption.
- the bit line voltage swing is made as large as possible (e.g., the full CMOS logic voltage level) in order to toggle (i.e., write to) the memory cell.
- the current consumption during reading and writing can be estimated using the following formulas:
- Idd r n*m*Cb* ⁇ V r (1)
- n is the number of bits in the word being read or written
- Cb is the bit line capacitance associated with a given cell
- ⁇ V r is the bit line voltage swing during a read operation
- ⁇ V w is the bit line voltage swing during a write operation.
- ⁇ V w corresponds to the supply voltage level Vdd.
- Another power reduction technique is disclosed by B. Anrutur and H. Horowitz in “Technique to reduce power in fast wide memories” (Dig. Tech. Papers, October 1994, Symp. on Low Power Electronics, pages 92-93). This technique reduces power consumption by limiting the bit line voltage swing during a read by controlling the word line pulse length.
- Yet another power reduction technique is disclosed by T. Blalock and R. Jager in “A high-speed clamped bit line current-mode sense amplifier” (IEEE J. Solid State Circuits, Vol. 26, No. 4, April 1991, pages 542-548). This solution also reduces power consumption by limiting the bit line voltage swing during a read, but does so using current-mode sense amplifiers so as to reduce ⁇ V r .
- Still another power reduction technique limits the bit line voltage swing during a write to a predetermined value (i.e., Vdd ⁇ Vt) using NMOS transistors during precharging.
- a RAM memory device is formed with memory cells that each have cross-coupled inverters, and the pull-down transistors of the inverters are connected to a precharge line.
- the source terminals of the pull-down transistors in the memory cell are precharged to “reset” the internal nodes of the memory cell to a predetermined state.
- data can be stored by creating a small voltage difference between bit lines and coupling the bit lines to the internal nodes of the memory cell.
- the pull-up transistors of the inverters are connected to a precharge line so that the source terminals of the pull-up transistors in the memory cell are precharged.
- Another object of the present invention is to provide a RAM memory device that has relatively long word length but reduced power consumption.
- a further object of the present invention is to provide a technique for reducing voltage swing on the memory array bit lines during a write operation.
- Yet another object of the present invention is to provide a RAM memory device having a simple write operation.
- One embodiment of the present invention provides a semiconductor memory cell that includes a word line, two bit lines, a precharge line, and two cross-coupled inverters. Each inverter is formed by a P-channel transistor and an N-channel transistor. Additionally, a first access transistor selectively couples one bit line to the output of one inverter, and a second access transistor selectively couples the other bit line to the output of the other inverter. One terminal of the N-channel transistor of each of the inverters is connected to the precharge line. In a preferred embodiment, the access transistors are P-channel transistors and the gate terminal of each PMOS access transistor is connected to the word line. Additionally, the present invention provides a method of writing data to a semiconductor memory cell that is connected to a pair of bit lines.
- FIG. 1 is a schematic diagram of a conventional CMOS SRAM memory cell
- FIG. 2 is a schematic diagram of a memory cell according to a first embodiment of the present invention.
- FIG. 3 is a schematic diagram of a portion of a memory array that includes the memory cells of FIG. 2;
- FIG. 4 is a timing diagram for a write operation in the memory cell of FIG. 2;
- FIG. 5 is a schematic diagram of a memory cell according to a second embodiment of the present invention.
- FIG. 6 is a schematic diagram of a memory cell according to a third embodiment of the present invention.
- FIG. 7 is a schematic diagram of a memory cell according to a fourth embodiment of the present invention.
- FIG. 8 is a schematic diagram of a dual port memory cell according to a fifth embodiment of the present invention.
- FIG. 2 shows a static random access memory (SRAM) cell according to a preferred embodiment of the present invention.
- the memory cell 10 which is formed using CMOS technology, is designed for a semiconductor SRAM memory device of the type having six transistor memory cells.
- the memory cell 10 of FIG. 2 is integrated into a memory array or matrix that includes m rows and n columns, as partially shown in FIG. 3. Rows are identified with word lines WL and columns are identified with bit lines BL of the memory device.
- One of the memory cells 10 is located at each intersection of a word line WL and a pair of adjacent bit lines BL and BLB.
- the memory cell 10 includes two CMOS inverters 12 and 13 that each have a pull-up PMOS transistor and a pull-down NMOS transistor.
- the two inverters 12 and 13 are cross-coupled (i.e., for each inverter, the interconnection node for the two transistors of the inverter is connected to the gate terminals of the two transistors of the other inverter). More specifically, the first inverter 12 has a PMOS transistor M 3 and an NMOS transistor M 1 connected in series, and the second inverter 13 has a PMOS transistor M 4 and an NMOS transistor M 2 connected in series.
- the gate terminals of the transistors M 1 and M 3 of the first inverter 12 are connected to a first node N 1 , which is the series connection point of the drain terminals of the second inverter 13 .
- the gate terminals of the transistors M 2 and M 4 of the second inverter 13 are connected to a second node N 2 , which is the series connection point of the drain terminals of the first inverter 12 .
- the second node N 2 is coupled to a first bit line BL through a first access transistor (e.g., PMOS transistor) M 5
- the first node N 1 is coupled to a second bit line BLB through a second access transistor (e.g., PMOS transistor) M 6
- the gate terminals of the access transistors M 5 and M 6 are connected to the word line WL.
- the source terminals of the two PMOS transistors M 3 and M 4 are connected to a voltage supply line Vdd.
- the source terminals of the two NMOS transistor M 1 and M 2 of the first and second inverters are connected to a precharge line PL.
- the precharge line PL is an added line that is common to all the memory cells 10 in a row (i.e., all those connected to one of the word lines).
- FIG. 3 shows a portion of the structure of a memory matrix that includes such memory cells 10 .
- the corresponding precharge line PL is coupled to ground. This provides the ground potential to the source terminals of the NMOS transistors M 1 and M 2 so that both data retention and read operations are performed in the same manner as in a conventional SRAM memory cell. Further, the PMOS access transistors M 5 and M 6 do not affect the transfer of data from the memory cell to the bit lines. On the other hand, a memory cell is written to using the following process.
- a pulse is supplied to the corresponding precharge line PL so as to “reset” the first and second nodes N 1 and N 2 of each memory cell connected to the precharge line to the high (1) logic level. More specifically, the node N 1 or N 2 that had been at a low (0) logic level is raised to the voltage level Vdd-Vtn by the corresponding NMOS transistor M 1 or M 2 .
- the data to be written to the memory cell is placed on the corresponding bit lines BL and BLB as a small voltage difference (i.e., the levels of the bit lines are set according to the memory word to be written). The smaller the voltage difference, the less power is consumed.
- the word line WL is activated so as to supply a negative pulse to the gate terminals of the PMOS access transistors M 5 and M 6 .
- the pulse on the precharge line PL eliminates the current path to ground, the bit lines BL and BLB can easily pass the small voltage difference to the internal nodes N 1 and N 2 . That is, the PMOS access transistors M 5 and M 6 allow a small voltage difference having a value centered around the supply voltage Vdd to be transferred to the internal nodes.
- conventional memory cells using NMOS access transistors require the voltage difference between the bit lines to be larger than the threshold voltage of an NMOS transistor.
- the pulse to the precharge line PL is ended and the memory cell 10 acts as a latch-type sense amplifier. More specifically, as the potential on the precharge line PL moves back towards ground, the symmetric internal nodes N 1 and N 2 become unstable and latch in the direction of the small voltage difference that was received from the bit lines. Finally, the word line WL is deactivated to uncouple the internal nodes N 1 and N 2 of the memory cell from the bit lines and end the write operation.
- FIG. 4 is a timing diagrams for such a write operation in the SRAM memory device of FIG. 3.
- the illustrated write operation relates to the writing of two memory cells of a memory word.
- FIG. 5 A memory cell according to a second embodiment of the present invention is shown in FIG. 5.
- NMOS transistors are used as the access transistors M 5 and M 6 .
- the bit lines are precharged low between operations, and the internal nodes N 1 and N 2 are precharged high before a write operation.
- FIG. 6 shows a memory cell according to a third embodiment of the present invention.
- the source terminals of the pull-up transistors M 3 and M 4 are connected to a precharge line PL that runs parallel to the word line.
- the source terminals of the pull-down transistors M 1 and M 2 are connected to ground, and NMOS transistors are used as the access transistors M 5 and M 6 .
- the bit lines are precharged low between operations, and the internal nodes N 1 and N 2 are precharged low before a write operation.
- FIG. 7 shows a memory cell according to a fourth embodiment of the present invention.
- the fourth embodiment substantially corresponds to the memory cell of the third embodiment (FIG. 6), except that PMOS transistors are used as the access transistors M 5 and M 6 .
- the source terminals of the pull-up transistors M 3 and M 4 are connected to a precharge line PL
- a PMOS access transistor M 5 is connected between node N 2 and one bit line
- another PMOS access transistor M 6 is connected between node N 1 and the other bit line.
- the gate terminals of the access transistors M 5 and M 6 are connected to the word line WL.
- the bit lines are precharged high between operations, and the internal nodes N 1 and N 2 are precharged low before a write operation.
- a dual port memory cell according to a fifth embodiment of the present invention is shown in FIG. 8.
- the dual port feature provides a memory cell that is connected to a pair of word lines WL_PORT 1 and WL_PORT 2 and two pairs of bit lines BL_PORT 1 and BL_PORT 2 , and BLB_PORTI, BLB_PORT 2 .
- the first word line WL_PORT 1 and the first bit line pair BL_PORT 1 and BLB_PORT 1 are connected to the memory cell in the same manner as in the first embodiment (FIG. 2).
- a second pair of PMOS access transistors M 7 and M 8 is provided to selectively couple the cell to the second word line WL_PORT 2 and the second bit line pair BL_PORT 2 and BLB_PORT 2 .
- the second node N 2 is connected to the one of the second bit lines BL_PORTI through the PMOS access transistor M 7
- the first node Ni is connected to the other of the second bit lines BLB_PORT 2 through the PMOS access transistor M 8 .
- the gate terminals of the added PMOS access transistors M 7 and M 8 are connected to the second word line WL_PORT 2 .
- simultaneous read and write operations from the two ports PORT 1 and PORT 2 to the same memory cell are prohibited.
- NMOS transistors are used as the access transistors (as in the second embodiment) and/or the source terminals of the pull-up transistors are connected to the precharge line PL (as in the third embodiment).
- the present invention provides a RAM memory cell having cross-coupled inverters with either the pull-down transistors or the pull-up transistors of the inverters being connected to a precharge line.
- the precharge line is used to “reset” the internal nodes of the memory cell to a predetermined state. This allows data to be stored by creating a small voltage difference between the bit lines.
- the memory cell of the present invention allows power consumption to be reduced without introducing significant complexities into the writing process.
- the present invention is particularly useful for memory devices with very long word lengths.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application is based upon and claims priority from prior European Patent Application No. 97-120943.2, filed Nov. 28, 1997, the entire disclosure of which is herein incorporated by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor memory device, and more specifically to a low power RAM memory cell having cross-coupled CMOS inverters.
- 2. Description of the Related Art
- A conventional semiconductor static random access memory (SRAM) device is formed with static memory cells that each have six transistors. FIG. 1 shows a conventional CMOS six transistor SRAM memory cell. The
memory cell 1 includes a pair ofcross-coupled CMOS inverters 2 and 3, each of which is coupled to a bit line 4 and 5. In particular, thefirst inverter 2 is coupled to a first bit line 4 through abidirectional access device 6, and the second inverter 3 is coupled to an adjacent second bit line 5 through a second access device 7. During reading and writing operations, different voltages must be applied to the two bit lines 4 and 5. Thus, this type of access to the storage node of the memory cell can be termed “differential.” - More specifically, during reading from the memory cell of FIG. 1, the bit line voltage swing amplitude is dependent upon the length of time the memory cell has been activated. The voltage difference caused by the swing can be kept quite small and sensed by the sense amplifier of the memory device in order to reduce power consumption. Further, during writing to the memory cell, the bit line voltage swing is made as large as possible (e.g., the full CMOS logic voltage level) in order to toggle (i.e., write to) the memory cell. Thus, in an SRAM six transistor memory cell array with m rows and n columns, the current consumption during reading and writing can be estimated using the following formulas:
- Idd r =n*m*Cb*ΔV r (1)
- Idd w =n*m*Cb*ΔV r (2)
- where n is the number of bits in the word being read or written, Cb is the bit line capacitance associated with a given cell, ΔVr is the bit line voltage swing during a read operation, and ΔVw is the bit line voltage swing during a write operation. Typically, ΔVw corresponds to the supply voltage level Vdd.
- Previous efforts to reduce the power consumed by such a memory matrix focus on changing one or more of the parameters in the above formulas. One such technique is disclosed by N. Kushiyama et al. in “A 295 MHz CMOS IM (x256) embedded SRAM using I-directional read/write shared sense amplifiers and self-timed pulsed word-line drivers” (ISSCC Dig. Tech. Papers, February 1995, pages 182-183). According to this technique, power consumption is reduced by reducing the number of cells on the bit line through a hierarchical bit line scheme.
- Another power reduction technique is disclosed by B. Anrutur and H. Horowitz in “Technique to reduce power in fast wide memories” (Dig. Tech. Papers, October 1994, Symp. on Low Power Electronics, pages 92-93). This technique reduces power consumption by limiting the bit line voltage swing during a read by controlling the word line pulse length. Yet another power reduction technique is disclosed by T. Blalock and R. Jager in “A high-speed clamped bit line current-mode sense amplifier” (IEEE J. Solid State Circuits, Vol. 26, No. 4, April 1991, pages 542-548). This solution also reduces power consumption by limiting the bit line voltage swing during a read, but does so using current-mode sense amplifiers so as to reduce ΔVr. Still another power reduction technique limits the bit line voltage swing during a write to a predetermined value (i.e., Vdd−Vt) using NMOS transistors during precharging.
- In view of these drawbacks, it is an object of the present invention to remove the above-mentioned drawbacks and to provide a RAM memory device with reduced power consumption. A RAM memory device is formed with memory cells that each have cross-coupled inverters, and the pull-down transistors of the inverters are connected to a precharge line. During operation, the source terminals of the pull-down transistors in the memory cell are precharged to “reset” the internal nodes of the memory cell to a predetermined state. Then, data can be stored by creating a small voltage difference between bit lines and coupling the bit lines to the internal nodes of the memory cell. In an alternative embodiment of the present invention, the pull-up transistors of the inverters are connected to a precharge line so that the source terminals of the pull-up transistors in the memory cell are precharged.
- Another object of the present invention is to provide a RAM memory device that has relatively long word length but reduced power consumption.
- A further object of the present invention is to provide a technique for reducing voltage swing on the memory array bit lines during a write operation.
- Yet another object of the present invention is to provide a RAM memory device having a simple write operation.
- One embodiment of the present invention provides a semiconductor memory cell that includes a word line, two bit lines, a precharge line, and two cross-coupled inverters. Each inverter is formed by a P-channel transistor and an N-channel transistor. Additionally, a first access transistor selectively couples one bit line to the output of one inverter, and a second access transistor selectively couples the other bit line to the output of the other inverter. One terminal of the N-channel transistor of each of the inverters is connected to the precharge line. In a preferred embodiment, the access transistors are P-channel transistors and the gate terminal of each PMOS access transistor is connected to the word line. Additionally, the present invention provides a method of writing data to a semiconductor memory cell that is connected to a pair of bit lines.
- Other objects, features, and advantages of the present invention will become apparent from the following detailed description. It should be understood, however, that the detailed description and specific examples, while indicating preferred embodiments of the present invention, are given by way of illustration only and various modifications may naturally be performed without deviating from the present invention.
- FIG. 1 is a schematic diagram of a conventional CMOS SRAM memory cell;
- FIG. 2 is a schematic diagram of a memory cell according to a first embodiment of the present invention;
- FIG. 3 is a schematic diagram of a portion of a memory array that includes the memory cells of FIG. 2;
- FIG. 4 is a timing diagram for a write operation in the memory cell of FIG. 2;
- FIG. 5 is a schematic diagram of a memory cell according to a second embodiment of the present invention;
- FIG. 6 is a schematic diagram of a memory cell according to a third embodiment of the present invention;
- FIG. 7 is a schematic diagram of a memory cell according to a fourth embodiment of the present invention; and
- FIG. 8 is a schematic diagram of a dual port memory cell according to a fifth embodiment of the present invention.
- Preferred embodiments of the present invention will be described in detail hereinbelow with reference to the attached drawings.
- FIG. 2 shows a static random access memory (SRAM) cell according to a preferred embodiment of the present invention. The
memory cell 10, which is formed using CMOS technology, is designed for a semiconductor SRAM memory device of the type having six transistor memory cells. In particular, thememory cell 10 of FIG. 2 is integrated into a memory array or matrix that includes m rows and n columns, as partially shown in FIG. 3. Rows are identified with word lines WL and columns are identified with bit lines BL of the memory device. One of thememory cells 10 is located at each intersection of a word line WL and a pair of adjacent bit lines BL and BLB. - As shown in FIG. 2, the
memory cell 10 includes twoCMOS inverters inverters first inverter 12 has a PMOS transistor M3 and an NMOS transistor M1 connected in series, and thesecond inverter 13 has a PMOS transistor M4 and an NMOS transistor M2 connected in series. The gate terminals of the transistors M1 and M3 of thefirst inverter 12 are connected to a first node N1, which is the series connection point of the drain terminals of thesecond inverter 13. Likewise, the gate terminals of the transistors M2 and M4 of thesecond inverter 13 are connected to a second node N2, which is the series connection point of the drain terminals of thefirst inverter 12. - The second node N2 is coupled to a first bit line BL through a first access transistor (e.g., PMOS transistor) M5, the first node N1 is coupled to a second bit line BLB through a second access transistor (e.g., PMOS transistor) M6, and the gate terminals of the access transistors M5 and M6 are connected to the word line WL. The source terminals of the two PMOS transistors M3 and M4 are connected to a voltage supply line Vdd. Further, the source terminals of the two NMOS transistor M1 and M2 of the first and second inverters are connected to a precharge line PL. The precharge line PL is an added line that is common to all the
memory cells 10 in a row (i.e., all those connected to one of the word lines). FIG. 3 shows a portion of the structure of a memory matrix that includessuch memory cells 10. - During operation of the SRAM memory device of FIG. 3, when a memory cell is not accessed or read from, the corresponding precharge line PL is coupled to ground. This provides the ground potential to the source terminals of the NMOS transistors M1 and M2 so that both data retention and read operations are performed in the same manner as in a conventional SRAM memory cell. Further, the PMOS access transistors M5 and M6 do not affect the transfer of data from the memory cell to the bit lines. On the other hand, a memory cell is written to using the following process.
- First, a pulse is supplied to the corresponding precharge line PL so as to “reset” the first and second nodes N1 and N2 of each memory cell connected to the precharge line to the high (1) logic level. More specifically, the node N1 or N2 that had been at a low (0) logic level is raised to the voltage level Vdd-Vtn by the corresponding NMOS transistor M1 or M2. Next, the data to be written to the memory cell is placed on the corresponding bit lines BL and BLB as a small voltage difference (i.e., the levels of the bit lines are set according to the memory word to be written). The smaller the voltage difference, the less power is consumed.
- Then, the word line WL is activated so as to supply a negative pulse to the gate terminals of the PMOS access transistors M5 and M6. Because the pulse on the precharge line PL eliminates the current path to ground, the bit lines BL and BLB can easily pass the small voltage difference to the internal nodes N1 and N2. That is, the PMOS access transistors M5 and M6 allow a small voltage difference having a value centered around the supply voltage Vdd to be transferred to the internal nodes. In contrast, conventional memory cells using NMOS access transistors require the voltage difference between the bit lines to be larger than the threshold voltage of an NMOS transistor.
- Next, the pulse to the precharge line PL is ended and the
memory cell 10 acts as a latch-type sense amplifier. More specifically, as the potential on the precharge line PL moves back towards ground, the symmetric internal nodes N1 and N2 become unstable and latch in the direction of the small voltage difference that was received from the bit lines. Finally, the word line WL is deactivated to uncouple the internal nodes N1 and N2 of the memory cell from the bit lines and end the write operation. - FIG. 4 is a timing diagrams for such a write operation in the SRAM memory device of FIG. 3. The illustrated write operation relates to the writing of two memory cells of a memory word.
- A memory cell according to a second embodiment of the present invention is shown in FIG. 5. In this embodiment, NMOS transistors are used as the access transistors M5 and M6. As a result, in the second embodiment the bit lines are precharged low between operations, and the internal nodes N1 and N2 are precharged high before a write operation.
- FIG. 6 shows a memory cell according to a third embodiment of the present invention. In the third embodiment, the source terminals of the pull-up transistors M3 and M4 are connected to a precharge line PL that runs parallel to the word line. Additionally, the source terminals of the pull-down transistors M1 and M2 are connected to ground, and NMOS transistors are used as the access transistors M5 and M6. As a result, in the third embodiment the bit lines are precharged low between operations, and the internal nodes N1 and N2 are precharged low before a write operation.
- FIG. 7 shows a memory cell according to a fourth embodiment of the present invention. The fourth embodiment substantially corresponds to the memory cell of the third embodiment (FIG. 6), except that PMOS transistors are used as the access transistors M5 and M6. In particular, the source terminals of the pull-up transistors M3 and M4 are connected to a precharge line PL, a PMOS access transistor M5 is connected between node N2 and one bit line, and another PMOS access transistor M6 is connected between node N1 and the other bit line. The gate terminals of the access transistors M5 and M6 are connected to the word line WL. As a result, in the fourth embodiment the bit lines are precharged high between operations, and the internal nodes N1 and N2 are precharged low before a write operation.
- A dual port memory cell according to a fifth embodiment of the present invention is shown in FIG. 8. The dual port feature provides a memory cell that is connected to a pair of word lines WL_PORT1 and WL_PORT2 and two pairs of bit lines BL_PORT1 and BL_PORT2, and BLB_PORTI, BLB_PORT2. As shown, the first word line WL_PORT1 and the first bit line pair BL_PORT1 and BLB_PORT1 are connected to the memory cell in the same manner as in the first embodiment (FIG. 2). Additionally, a second pair of PMOS access transistors M7 and M8 is provided to selectively couple the cell to the second word line WL_PORT2 and the second bit line pair BL_PORT2 and BLB_PORT2.
- More specifically, the second node N2 is connected to the one of the second bit lines BL_PORTI through the PMOS access transistor M7, and the first node Ni is connected to the other of the second bit lines BLB_PORT2 through the PMOS access transistor M8. The gate terminals of the added PMOS access transistors M7 and M8 are connected to the second word line WL_PORT2. In this dual port embodiment, simultaneous read and write operations from the two ports PORT1 and PORT2 to the same memory cell are prohibited. In further dual port embodiments, NMOS transistors are used as the access transistors (as in the second embodiment) and/or the source terminals of the pull-up transistors are connected to the precharge line PL (as in the third embodiment).
- As previously explained, the present invention provides a RAM memory cell having cross-coupled inverters with either the pull-down transistors or the pull-up transistors of the inverters being connected to a precharge line. During a write operation, the precharge line is used to “reset” the internal nodes of the memory cell to a predetermined state. This allows data to be stored by creating a small voltage difference between the bit lines. Thus, the memory cell of the present invention allows power consumption to be reduced without introducing significant complexities into the writing process. The present invention is particularly useful for memory devices with very long word lengths.
- While there has been illustrated and described what are presently considered to be the preferred embodiments of the present invention, it will be understood by those skilled in the art that various other modifications may be made, and equivalents may be substituted, without departing from the true scope of the invention. Additionally, many modifications may be made to adapt a particular situation to the teachings of the present invention without departing from the central inventive concept described herein. Furthermore, embodiments of the present invention may not include all of the features described above. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the invention include all embodiments falling within the scope of the appended claims.
Claims (29)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97120943 | 1997-11-28 | ||
EP97120943A EP0920025B1 (en) | 1997-11-28 | 1997-11-28 | A low power RAM memory cell |
EP97120943.2 | 1997-11-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020003244A1 true US20020003244A1 (en) | 2002-01-10 |
US6380592B2 US6380592B2 (en) | 2002-04-30 |
Family
ID=8227704
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/200,079 Expired - Lifetime US6380592B2 (en) | 1997-11-28 | 1998-11-25 | Low power RAM memory cell using a precharge line pulse during write operation |
Country Status (4)
Country | Link |
---|---|
US (1) | US6380592B2 (en) |
EP (1) | EP0920025B1 (en) |
JP (1) | JPH11232878A (en) |
DE (1) | DE69727581D1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040108526A1 (en) * | 2002-11-25 | 2004-06-10 | Yasuhiko Takahashi | Semiconductor memory device and semiconductor integrated circuit |
US20080002497A1 (en) * | 2004-03-19 | 2008-01-03 | Barth John E Jr | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices |
US8520463B2 (en) | 2009-09-04 | 2013-08-27 | Panasonic Corporation | Semiconductor integrated circuit |
WO2016137678A1 (en) * | 2015-02-23 | 2016-09-01 | Qualcomm Incorporated | Wordline negative boost write-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) write port(s), and related systems and methods |
US9741452B2 (en) | 2015-02-23 | 2017-08-22 | Qualcomm Incorporated | Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods |
US20170294222A1 (en) * | 2016-04-07 | 2017-10-12 | Arm Limited | Storage bitcell with isolation |
US10058381B2 (en) | 2014-05-23 | 2018-08-28 | Amphora Medical, Inc. | Methods and devices for treating pelvic conditions |
US10166068B2 (en) | 2011-07-26 | 2019-01-01 | Amphora Medical, Inc. | Apparatus and methods to modulate bladder function |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100460141B1 (en) * | 2002-07-08 | 2004-12-03 | 삼성전자주식회사 | Dual port static memory cell and semiconductor memory device comprising the cell |
JP2004356614A (en) * | 2003-05-08 | 2004-12-16 | Renesas Technology Corp | Semiconductor storage device |
US6778462B1 (en) * | 2003-05-08 | 2004-08-17 | Lsi Logic Corporation | Metal-programmable single-port SRAM array for dual-port functionality |
US7006369B2 (en) | 2003-08-27 | 2006-02-28 | Lsi Logic Corporation | Design and use of a spacer cell to support reconfigurable memories |
US6934174B2 (en) * | 2003-09-03 | 2005-08-23 | Lsi Logic Corporation | Reconfigurable memory arrays |
US8566111B2 (en) * | 2005-02-04 | 2013-10-22 | The Invention Science Fund I, Llc | Disposition of component virtual property rights |
JP2006269674A (en) | 2005-03-23 | 2006-10-05 | Nec Electronics Corp | Semiconductor integrated circuit |
KR100656452B1 (en) | 2005-11-29 | 2006-12-11 | 주식회사 하이닉스반도체 | Precharge apparatus |
US7917879B2 (en) | 2007-08-02 | 2011-03-29 | Tela Innovations, Inc. | Semiconductor device with dynamic array section |
US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
US8839175B2 (en) | 2006-03-09 | 2014-09-16 | Tela Innovations, Inc. | Scalable meta-data objects |
US7446352B2 (en) | 2006-03-09 | 2008-11-04 | Tela Innovations, Inc. | Dynamic array architecture |
US8658542B2 (en) | 2006-03-09 | 2014-02-25 | Tela Innovations, Inc. | Coarse grid design methods and structures |
US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
US8653857B2 (en) | 2006-03-09 | 2014-02-18 | Tela Innovations, Inc. | Circuitry and layouts for XOR and XNOR logic |
US9009641B2 (en) | 2006-03-09 | 2015-04-14 | Tela Innovations, Inc. | Circuits with linear finfet structures |
US9035359B2 (en) | 2006-03-09 | 2015-05-19 | Tela Innovations, Inc. | Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods |
US9563733B2 (en) | 2009-05-06 | 2017-02-07 | Tela Innovations, Inc. | Cell circuit and layout with linear finfet structures |
US8541879B2 (en) | 2007-12-13 | 2013-09-24 | Tela Innovations, Inc. | Super-self-aligned contacts and method for making the same |
US9230910B2 (en) | 2006-03-09 | 2016-01-05 | Tela Innovations, Inc. | Oversized contacts and vias in layout defined by linearly constrained topology |
US7440313B2 (en) * | 2006-11-17 | 2008-10-21 | Freescale Semiconductor, Inc. | Two-port SRAM having improved write operation |
US8667443B2 (en) | 2007-03-05 | 2014-03-04 | Tela Innovations, Inc. | Integrated circuit cell library for multiple patterning |
US8453094B2 (en) | 2008-01-31 | 2013-05-28 | Tela Innovations, Inc. | Enforcement of semiconductor structure regularity for localized transistors and interconnect |
US7939443B2 (en) | 2008-03-27 | 2011-05-10 | Tela Innovations, Inc. | Methods for multi-wire routing and apparatus implementing same |
FR2932005B1 (en) | 2008-06-02 | 2011-04-01 | Commissariat Energie Atomique | INTEGRATED TRANSISTOR CIRCUIT IN THREE DIMENSIONS HAVING DYNAMICALLY ADJUSTABLE VT THRESHOLD VOLTAGE |
FR2932003B1 (en) * | 2008-06-02 | 2011-03-25 | Commissariat Energie Atomique | SRAM MEMORY CELL WITH INTEGRATED TRANSISTOR ON SEVERAL LEVELS AND WHOSE VT THRESHOLD VOLTAGE IS ADJUSTABLE DYNAMICALLY |
SG192532A1 (en) | 2008-07-16 | 2013-08-30 | Tela Innovations Inc | Methods for cell phasing and placement in dynamic array architecture and implementation of the same |
US9122832B2 (en) | 2008-08-01 | 2015-09-01 | Tela Innovations, Inc. | Methods for controlling microloading variation in semiconductor wafer layout and fabrication |
CN102105941A (en) * | 2008-08-01 | 2011-06-22 | 松下电器产业株式会社 | Semiconductor memory device |
US8661392B2 (en) | 2009-10-13 | 2014-02-25 | Tela Innovations, Inc. | Methods for cell boundary encroachment and layouts implementing the Same |
US9159627B2 (en) | 2010-11-12 | 2015-10-13 | Tela Innovations, Inc. | Methods for linewidth modification and apparatus implementing the same |
WO2024185691A1 (en) * | 2023-03-08 | 2024-09-12 | 株式会社ソシオネクスト | Semiconductor storage device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3971004A (en) * | 1975-03-13 | 1976-07-20 | Rca Corporation | Memory cell with decoupled supply voltage while writing |
JPS5856288A (en) * | 1981-09-28 | 1983-04-02 | Toshiba Corp | Semiconductor integrated circuit |
US4541076A (en) * | 1982-05-13 | 1985-09-10 | Storage Technology Corporation | Dual port CMOS random access memory |
JPS6038796A (en) * | 1983-08-12 | 1985-02-28 | Hitachi Ltd | Semiconductor integrated circuit device |
US4712194A (en) * | 1984-06-08 | 1987-12-08 | Matsushita Electric Industrial Co., Ltd. | Static random access memory |
JPS6124092A (en) * | 1984-07-13 | 1986-02-01 | Toshiba Corp | Memory device for semiconductor |
JPH01166391A (en) * | 1987-12-23 | 1989-06-30 | Toshiba Corp | Static type random access memory |
JPH0682807B2 (en) * | 1988-09-12 | 1994-10-19 | 株式会社東芝 | Semiconductor memory |
JPH0834059B2 (en) * | 1990-08-31 | 1996-03-29 | 三菱電機株式会社 | Semiconductor memory device |
US5289432A (en) * | 1991-04-24 | 1994-02-22 | International Business Machines Corporation | Dual-port static random access memory cell |
US5301147A (en) * | 1993-01-08 | 1994-04-05 | Aptix Corporation | Static random access memory cell with single logic-high voltage level bit-line and address-line drivers |
JPH09120682A (en) * | 1995-10-24 | 1997-05-06 | Mitsubishi Electric Corp | Semiconductor memory apparatus |
-
1997
- 1997-11-28 EP EP97120943A patent/EP0920025B1/en not_active Expired - Lifetime
- 1997-11-28 DE DE69727581T patent/DE69727581D1/en not_active Expired - Lifetime
-
1998
- 1998-11-25 US US09/200,079 patent/US6380592B2/en not_active Expired - Lifetime
- 1998-11-30 JP JP10339910A patent/JPH11232878A/en active Pending
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040108526A1 (en) * | 2002-11-25 | 2004-06-10 | Yasuhiko Takahashi | Semiconductor memory device and semiconductor integrated circuit |
US7110283B2 (en) | 2002-11-29 | 2006-09-19 | Renesas Technology Corp. | Semiconductor memory device and semiconductor integrated circuit |
US20070014169A1 (en) * | 2002-11-29 | 2007-01-18 | Yasuhiko Takahashi | Semiconductor memory device and semiconductor integrated circuit |
US7310279B2 (en) | 2002-11-29 | 2007-12-18 | Renesas Technology Corp. | Semiconductor memory device and semiconductor integrated circuit |
US20080068877A1 (en) * | 2002-11-29 | 2008-03-20 | Yasuhiko Takahashi | Semiconductor memory device and semiconductor integrated circuit |
US7460392B2 (en) | 2002-11-29 | 2008-12-02 | Renesas Technology Corporation | Semiconductor memory device and semiconductor integrated circuit |
US20080002497A1 (en) * | 2004-03-19 | 2008-01-03 | Barth John E Jr | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices |
US7724565B2 (en) * | 2004-03-19 | 2010-05-25 | International Business Machines Corporation | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
US8520463B2 (en) | 2009-09-04 | 2013-08-27 | Panasonic Corporation | Semiconductor integrated circuit |
US10166068B2 (en) | 2011-07-26 | 2019-01-01 | Amphora Medical, Inc. | Apparatus and methods to modulate bladder function |
US11723719B2 (en) | 2011-07-26 | 2023-08-15 | Hologic, Inc. | Apparatus and methods to modulate bladder function |
US11229482B2 (en) | 2011-07-26 | 2022-01-25 | Hologic, Inc. | Apparatus and methods to modulate bladder function |
US10238451B2 (en) | 2011-07-26 | 2019-03-26 | Amphora Medical, Inc. | Apparatus and methods to modulate bladder function |
US10058381B2 (en) | 2014-05-23 | 2018-08-28 | Amphora Medical, Inc. | Methods and devices for treating pelvic conditions |
US11998263B2 (en) | 2014-05-23 | 2024-06-04 | Hologic, Inc. | Methods and devices for treating pelvic conditions |
US11529189B2 (en) | 2014-05-23 | 2022-12-20 | Hologic, Inc. | Methods and devices for treating pelvic conditions |
US10548662B2 (en) | 2014-05-23 | 2020-02-04 | Hologic, Inc. | Methods and devices for treating pelvic conditions |
US9842634B2 (en) | 2015-02-23 | 2017-12-12 | Qualcomm Incorporated | Wordline negative boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods |
US10026456B2 (en) | 2015-02-23 | 2018-07-17 | Qualcomm Incorporated | Bitline positive boost write-assist circuits for memory bit cells employing a P-type Field-Effect transistor (PFET) write port(s), and related systems and methods |
US9984730B2 (en) | 2015-02-23 | 2018-05-29 | Qualcomm Incorporated | Negative supply rail positive boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods |
US10115481B2 (en) | 2015-02-23 | 2018-10-30 | Qualcomm Incorporated | Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods |
WO2016137678A1 (en) * | 2015-02-23 | 2016-09-01 | Qualcomm Incorporated | Wordline negative boost write-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) write port(s), and related systems and methods |
US10224084B2 (en) | 2015-02-23 | 2019-03-05 | Qualcomm Incorporated | Wordline negative boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods |
US10424392B2 (en) | 2015-02-23 | 2019-09-24 | Qualcomm Incorporated | Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods |
WO2016137680A1 (en) * | 2015-02-23 | 2016-09-01 | Qualcomm Incorporated | Negative supply rail positive boost write-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) write port(s), and related systems and methods |
CN107251144A (en) * | 2015-02-23 | 2017-10-13 | 高通股份有限公司 | The negative boosting write assist circuit of wordline and related systems and methods for the memory position cell element using p type field effect transistor (PFET) write-in port |
US9741452B2 (en) | 2015-02-23 | 2017-08-22 | Qualcomm Incorporated | Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods |
WO2016137679A1 (en) * | 2015-02-23 | 2016-09-01 | Qualcomm Incorporated | Bitline positive boost write-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) write port(s), and related systems and methods |
US9940993B2 (en) * | 2016-04-07 | 2018-04-10 | Arm Limited | Storage bitcell with isolation |
US20170294222A1 (en) * | 2016-04-07 | 2017-10-12 | Arm Limited | Storage bitcell with isolation |
Also Published As
Publication number | Publication date |
---|---|
EP0920025A1 (en) | 1999-06-02 |
US6380592B2 (en) | 2002-04-30 |
DE69727581D1 (en) | 2004-03-18 |
EP0920025B1 (en) | 2004-02-11 |
JPH11232878A (en) | 1999-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6380592B2 (en) | Low power RAM memory cell using a precharge line pulse during write operation | |
US5265047A (en) | High density SRAM circuit with single-ended memory cells | |
US5881010A (en) | Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation | |
US6442060B1 (en) | High-density ratio-independent four-transistor RAM cell fabricated with a conventional logic process | |
US5023841A (en) | Double stage sense amplifier for random access memories | |
US6671201B2 (en) | Method for writing data into a semiconductor memory device and semiconductor memory therefor | |
US5805496A (en) | Four device SRAM cell with single bitline | |
US5764566A (en) | Static random access memory capable of reducing stendly power consumption and off-leakage current | |
US20030002329A1 (en) | Method and apparatus for writing operation in SRAM cells employing PFETS pass gates | |
US20020122329A1 (en) | Low leakage current SRAM array | |
US6459611B2 (en) | Low power SRAM memory cell having a single bit line | |
JPH11353880A (en) | Asymmetric design for sram cell applied to high-density memory | |
US4852064A (en) | Precharge circuit for use in a semiconductor memory device | |
US7173875B2 (en) | SRAM array with improved cell stability | |
EP0997911A1 (en) | Voltage clamping method and apparatus for dynamic random access memory devices | |
US20060002177A1 (en) | Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength | |
US6215694B1 (en) | Self-restoring single event upset (SEU) hardened multiport memory cell | |
US6738300B2 (en) | Direct read of DRAM cell using high transfer ratio | |
US6798704B2 (en) | High Speed sense amplifier data-hold circuit for single-ended SRAM | |
JP2937719B2 (en) | Semiconductor storage device | |
US5305269A (en) | Differential latching inverter and random access memory using same | |
US20060023521A1 (en) | Method and apparatus for initializing sram device during power-up | |
US6282140B1 (en) | Multiplexor having a single event upset (SEU) immune data keeper circuit | |
KR0143028B1 (en) | Sense amp circuit | |
KR19990006104A (en) | DRAM device using the charge recycling method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS S.R.L., ITALY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOOHER, MICHAEL;TONELLO, STEFANO;REEL/FRAME:009628/0424;SIGNING DATES FROM 19981105 TO 19981112 |
|
AS | Assignment |
Owner name: STMICROELECTRONICS S.R.L., ITALY Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME AN ASSIGNMENT WAS PREVIOUSLY RECORDED ON REEL 9626 FRAME 0424;ASSIGNORS:TOOHER, MICHAEL;TONELLO, STEFANO;REEL/FRAME:010245/0317;SIGNING DATES FROM 19990527 TO 19990623 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |