US20020001233A1 - Read protection circuit of nonvolatile memory - Google Patents
Read protection circuit of nonvolatile memory Download PDFInfo
- Publication number
- US20020001233A1 US20020001233A1 US09/892,984 US89298401A US2002001233A1 US 20020001233 A1 US20020001233 A1 US 20020001233A1 US 89298401 A US89298401 A US 89298401A US 2002001233 A1 US2002001233 A1 US 2002001233A1
- Authority
- US
- United States
- Prior art keywords
- read protection
- memory area
- read
- data
- protection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 136
- 230000004224 protection Effects 0.000 title claims abstract description 135
- 238000010586 diagram Methods 0.000 description 6
- 230000002950 deficient Effects 0.000 description 4
- 102100040428 Chitobiosyldiphosphodolichol beta-mannosyltransferase Human genes 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
Definitions
- the present invention relates to a read protection circuit for nonvolatile memory, and more particularly to a read protection circuit for writing read protection data including information as to whether read protection is provided or not into nonvolatile memory capable of electrically writing and reading and reading out this read protection data and performing read protection control of the nonvolatile memory.
- nonvolatile memory capable of electrically writing, reading and erasing
- EEPROM electrically writing, reading and erasing
- data can be rewritten electrically, so that the nonvolatile memory has widely been used in applications such as program storage memory of a microcomputer or an IC card.
- FIG. 4 is a schematic diagram showing a configuration of EEPROM and a peripheral circuit.
- a memory mat 51 including plural EEPROM memories capable of electrically writing, reading and erasing is constructed of a main memory area 52 , a redundancy memory area 53 for replacing a defective memory area occurring in the main memory area, and an inforow memory area 54 for storing various manufacturing information.
- numeral 55 is read protection memory for storing read protection data including information as to whether read protection is provided or not, and is provided as dedicated memory in an area physically distant from the memory mat 51 described above.
- control is performed whether external output of data from the main memory area 52 is permitted or inhibited (read protection) on the basis of the read protection data read from the read protection memory 55 under predetermined conditions.
- the read protection memory 55 is dedicatedly provided in an area physically distant from the memory mat 51 on a chip, so that there is the need to dedicatedly provide an analog control circuit such as an analog bias circuit used in data writing and there is a problem that a circuit scale becomes large.
- an object of the invention is to eliminate the need to dedicatedly provide a control circuit such as an analog bias circuit by forming read protection memory within the same memory mat as a main memory area to reduce a circuit scale or facilitate expansion and reduction of the read protection memory to reduce a chip size.
- a redundancy memory circuit of the invention comprises a main memory area including of plural nonvolatile memories capable of electrically writing and reading, a read protection memory area provided within the same memory mat as the main memory area, means for writing read protection data including information as to whether read protection is provided or not into the read protection memory area, means for reading the read protection data stored in the read protection memory area according to a trigger signal, register means for temporarily storing the read protection data read from the read protection memory area, and gate means for setting a data output read from the main memory area in a read protection state according to output data of the register means.
- the read protection memory area is formed within the same memory mat as the main memory area, so that the need to dedicatedly provide a dedicated EEPROM cell for storing read protection data and an analog control circuit for writing the read protection data into this EEPROM cell is eliminated and a chip size can be reduced.
- a size of the read protection memory area can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced.
- FIG. 1 is a schematic diagram showing a read protection circuit of nonvolatile memory according to an embodiment of the invention
- FIG. 2 is a block circuit diagram showing the read protection circuit of the nonvolatile memory according to the embodiment of the invention.
- FIG. 3 is an operational timing chart of the read protection circuit of the nonvolatile memory according to the embodiment of the invention.
- FIG. 4 is a block circuit diagram showing a read protection circuit of nonvolatile memory according to a conventional example.
- FIG. 1 is a schematic diagram showing a read protection circuit of nonvolatile memory of the invention.
- a memory mat 1 including plural EEPROM memories capable of electrically writing, reading and erasing has a redundancy memory area 3 for replacing a defective memory area occurring in a main memory area 2 .
- a read protection memory area 4 into which information as to whether read protection is provided or not is written is provided adjacent to this redundancy memory area 3 . That is, read protection data is flag information as to whether read protection is provided or not.
- a redundancy address memory area 5 for storing address data of the defective memory area is provided in a part of an inforow memory area 6 within the memory mat 1 .
- the inforow memory area 6 is a memory area for a specified row selected by the address decoder 7 , and stores various manufacturing information.
- the inforow memory area 6 is constructed accessibly only at the time of a test mode.
- the redundancy memory area 3 and the read protection memory area 4 are provided in the same address space as that of the main memory area 2 , and are accessed by one address decoder 7 . However, this is one example and they may be provided in a separate address space.
- FIG. 2 is a block diagram showing the entire configuration of the read protection circuit of the embodiment.
- the main memory area 2 has construction of 5 M bits as one example.
- One sector is specified by, for example, word lines extending in a row direction of the memory mat 1 and also is constructed of a memory cell group arranged in a row direction.
- the main memory area 2 is an area used as, for example, a program storage area of a microcomputer and is integrated with the microcomputer into one chip to function as a so-called microcomputer with built-in EEPROM.
- a read protection control circuit 8 detects a system reset signal SYSRES of a microcomputer or a power-on reset signal POR from a voltage detection circuit built in the microcomputer and outputs various control signals described below. Also, a system reset circuit 9 sets the microcomputer in a standby state according to a read protection busy signal RPTBSY outputted by the read protection control circuit 8 .
- a ring oscillator 10 generates a clock used in readout of redundancy address data.
- a read protection register 11 temporarily stores read protection data read from the read protection memory area 4 .
- the read protection register comprises, for example, a latch circuit of 8 bits.
- An address control circuit 12 is inputted input address data X 11 -X 0 and Y 7 -Y 0 and accesses memory. Also, the address control circuit 12 selects an address of the read protection memory area 4 according to a control signal outputted by the read protection control circuit 8 when a read protection enable signal RPTEN becomes “H”. As a result of this, writing of the read protection memory area 4 is enabled.
- Data with a width of 32 bits read from the main memory area 2 is outputted to an output port 13 and a CPU 14 .
- a data bus to the CPU 14 is 32 bits, but a data bus to the output port 13 is set at 16 bits due to limitation of the number of output ports.
- Numeral 15 is an AND gate provided in the data bus to the output port 13 .
- An output signal RDPFFXn of the read protection register 11 , a flash mode signal FLM, and data from the main memory 2 are inputted to the AND gate 15 .
- a read protection enable signal RPTEN becomes “H”
- the read protection control circuit 8 outputs a control signal to the address control circuit 12 .
- the address control circuit 12 selects the read protection memory area 4 .
- desired read protection data is written into this read protection memory area 4 .
- the writing of this read protection data is performed by a user. However, it is constructed so that the user can bring about a read protected state but cannot bring about a read unprotected state without erasing the main memory area 2 . This is performed for the purpose of data protection.
- a method of bringing about the read unprotected state is only a method by a test mode which is not opened for users.
- a microcomputer with built-in EEPROM is in a read unprotected state (for example, a state in which the read protection memory area 4 is erased) at the time of shipment to a user and thereafter, the user writes the read protection data by the method described above.
- the read protection data can be written by the maker at the time of testing of a wafer.
- the read protection control circuit 8 outputs “H” of a read protection busy signal RPTBSY when detecting a system reset signal SYSRES of the microcomputer or a power-on reset signal POR.
- the system reset circuit 9 sets the microcomputer in a wait state according to “H” of the RPTBSY.
- the read protection control circuit 8 outputs a control signal REN to the ring oscillator 10 , and the ring oscillator 10 generates a clock CK used in readout of the read protection data.
- the read protection control circuit 8 outputs a read protection control signal to the read protection memory area 4 .
- read protection data D 07 - 0 is automatically read from the read protection memory area 4 .
- the read protection control circuit 8 provides a register control signal (latch signal) for the read protection register 11 .
- the read protection data D 07 - 0 read from the protection memory area 4 is latched by the read protection register 11 , and is temporarily stored in the read protection register 11 .
- the read protection control circuit 8 outputs “L” of the RPTBSY as an operation enable signal. As a result of this, the microcomputer becomes an operation enable state.
- repair on the defective memory area occurring in the main memory area 2 can be made by sharing the read protection control circuit 8 , the read protection register 11 and the address control circuit 12 described above.
- a circuit for comparing redundancy address data read to the read protection register 11 with input address data and detecting a match between both the data is added.
- the read protection memory area 4 is formed within the same memory mat as the main memory area 2 , so that the need to provide a dedicated analog control circuit as a conventional example is eliminated and a chip size can be reduced considerably.
- a size of the read protection memory area 4 can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced.
- a system reset signal SYSRES or a power-on reset signal is used as a trigger signal of readout of read protection data, so that synchronization with operations of the microcomputer can be ensured easily.
- a read protection memory area is formed within the same memory mat as a main memory area, so that the need to dedicatedly provide a dedicated EEPROM cell for storing read protection data and an analog control circuit for writing the read protection data into this EEPROM cell is eliminated and a chip size can be reduced.
- a size of the read protection memory area can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced.
Abstract
Description
- The present invention relates to a read protection circuit for nonvolatile memory, and more particularly to a read protection circuit for writing read protection data including information as to whether read protection is provided or not into nonvolatile memory capable of electrically writing and reading and reading out this read protection data and performing read protection control of the nonvolatile memory.
- In nonvolatile memory (EEPROM) capable of electrically writing, reading and erasing, there is no need for battery backup and also data can be rewritten electrically, so that the nonvolatile memory has widely been used in applications such as program storage memory of a microcomputer or an IC card.
- In a microcomputer with built-in EEPROM, there is a need to ensure security so that a third party cannot have access to user's program data stored in the EEPROM. On the other hand, since a CPU operates based on a command in which program data read from the EEPROM is decoded, the CPU needs to perform readout from the EEPROM naturally.
- Thus, in a conventional microcomputer with built-in EEPROM, information as to whether read protection (read inhibition) of the EEPROM is provided or not was written into read protection memory and based on this information, read protection control was performed.
- A read protection circuit of a conventional example will be described below with reference to the accompanying drawing. FIG. 4 is a schematic diagram showing a configuration of EEPROM and a peripheral circuit. A
memory mat 51 including plural EEPROM memories capable of electrically writing, reading and erasing is constructed of amain memory area 52, aredundancy memory area 53 for replacing a defective memory area occurring in the main memory area, and aninforow memory area 54 for storing various manufacturing information. - Also,
numeral 55 is read protection memory for storing read protection data including information as to whether read protection is provided or not, and is provided as dedicated memory in an area physically distant from thememory mat 51 described above. - Then, control is performed whether external output of data from the
main memory area 52 is permitted or inhibited (read protection) on the basis of the read protection data read from theread protection memory 55 under predetermined conditions. - However, the
read protection memory 55 is dedicatedly provided in an area physically distant from thememory mat 51 on a chip, so that there is the need to dedicatedly provide an analog control circuit such as an analog bias circuit used in data writing and there is a problem that a circuit scale becomes large. - Also, the need to change the number of read protections according to specifications of a type of machine arises. For example, there are an external ROM mode, a flash mode, etc. as a kind of modes for providing read protection. Thus, when a size of the
read protection memory 55 is changed, there is a problem that a change in a layout of a chip is difficult since theread protection memory 55 is provided in an area physically distant from thememory mat 51. - Therefore, an object of the invention is to eliminate the need to dedicatedly provide a control circuit such as an analog bias circuit by forming read protection memory within the same memory mat as a main memory area to reduce a circuit scale or facilitate expansion and reduction of the read protection memory to reduce a chip size.
- A redundancy memory circuit of the invention comprises a main memory area including of plural nonvolatile memories capable of electrically writing and reading, a read protection memory area provided within the same memory mat as the main memory area, means for writing read protection data including information as to whether read protection is provided or not into the read protection memory area, means for reading the read protection data stored in the read protection memory area according to a trigger signal, register means for temporarily storing the read protection data read from the read protection memory area, and gate means for setting a data output read from the main memory area in a read protection state according to output data of the register means.
- In accordance with such means, the read protection memory area is formed within the same memory mat as the main memory area, so that the need to dedicatedly provide a dedicated EEPROM cell for storing read protection data and an analog control circuit for writing the read protection data into this EEPROM cell is eliminated and a chip size can be reduced.
- Also, a size of the read protection memory area can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced.
- FIG. 1 is a schematic diagram showing a read protection circuit of nonvolatile memory according to an embodiment of the invention;
- FIG. 2 is a block circuit diagram showing the read protection circuit of the nonvolatile memory according to the embodiment of the invention;
- FIG. 3 is an operational timing chart of the read protection circuit of the nonvolatile memory according to the embodiment of the invention; and
- FIG. 4 is a block circuit diagram showing a read protection circuit of nonvolatile memory according to a conventional example.
- An embodiment of the invention will be described below with reference to the accompanying drawings. FIG. 1 is a schematic diagram showing a read protection circuit of nonvolatile memory of the invention.
- A
memory mat 1 including plural EEPROM memories capable of electrically writing, reading and erasing has aredundancy memory area 3 for replacing a defective memory area occurring in amain memory area 2. A readprotection memory area 4 into which information as to whether read protection is provided or not is written is provided adjacent to thisredundancy memory area 3. That is, read protection data is flag information as to whether read protection is provided or not. - Also, a redundancy
address memory area 5 for storing address data of the defective memory area is provided in a part of aninforow memory area 6 within thememory mat 1. Theinforow memory area 6 is a memory area for a specified row selected by theaddress decoder 7, and stores various manufacturing information. - The
inforow memory area 6 is constructed accessibly only at the time of a test mode. - Also, the
redundancy memory area 3 and the readprotection memory area 4 are provided in the same address space as that of themain memory area 2, and are accessed by oneaddress decoder 7. However, this is one example and they may be provided in a separate address space. - FIG. 2 is a block diagram showing the entire configuration of the read protection circuit of the embodiment. The
main memory area 2 has construction of 5 M bits as one example. Themain memory area 2 is constructed of plural sectors of 320 sectors (1 sector=2K bytes) - One sector is specified by, for example, word lines extending in a row direction of the
memory mat 1 and also is constructed of a memory cell group arranged in a row direction. Themain memory area 2 is an area used as, for example, a program storage area of a microcomputer and is integrated with the microcomputer into one chip to function as a so-called microcomputer with built-in EEPROM. - A read
protection control circuit 8 detects a system reset signal SYSRES of a microcomputer or a power-on reset signal POR from a voltage detection circuit built in the microcomputer and outputs various control signals described below. Also, asystem reset circuit 9 sets the microcomputer in a standby state according to a read protection busy signal RPTBSY outputted by the readprotection control circuit 8. Aring oscillator 10 generates a clock used in readout of redundancy address data. - A
read protection register 11 temporarily stores read protection data read from the readprotection memory area 4. The read protection register comprises, for example, a latch circuit of 8 bits. - An
address control circuit 12 is inputted input address data X11-X0 and Y7-Y0 and accesses memory. Also, theaddress control circuit 12 selects an address of the readprotection memory area 4 according to a control signal outputted by the readprotection control circuit 8 when a read protection enable signal RPTEN becomes “H”. As a result of this, writing of the readprotection memory area 4 is enabled. - Data with a width of 32 bits read from the
main memory area 2 is outputted to anoutput port 13 and aCPU 14. Here, a data bus to theCPU 14 is 32 bits, but a data bus to theoutput port 13 is set at 16 bits due to limitation of the number of output ports. -
Numeral 15 is an AND gate provided in the data bus to theoutput port 13. An output signal RDPFFXn of theread protection register 11, a flash mode signal FLM, and data from themain memory 2 are inputted to theAND gate 15. - Next, operations of the read protection circuit of the nonvolatile memory with the configuration mentioned above will be described with reference to FIG. 2 and an operational timing chart shown in FIG. 3. First, writing operations of read protection data will be described.
- When a read protection enable signal RPTEN becomes “H”, the read
protection control circuit 8 outputs a control signal to theaddress control circuit 12. Then, theaddress control circuit 12 selects the readprotection memory area 4. Thus, desired read protection data is written into this readprotection memory area 4. The writing of this read protection data is performed by a user. However, it is constructed so that the user can bring about a read protected state but cannot bring about a read unprotected state without erasing themain memory area 2. This is performed for the purpose of data protection. A method of bringing about the read unprotected state is only a method by a test mode which is not opened for users. - A microcomputer with built-in EEPROM is in a read unprotected state (for example, a state in which the read
protection memory area 4 is erased) at the time of shipment to a user and thereafter, the user writes the read protection data by the method described above. In the case that the user previously desires a microcomputer with a read protected state, the read protection data can be written by the maker at the time of testing of a wafer. - Next, readout operations of read protection data will be described. The read
protection control circuit 8 outputs “H” of a read protection busy signal RPTBSY when detecting a system reset signal SYSRES of the microcomputer or a power-on reset signal POR. The system resetcircuit 9 sets the microcomputer in a wait state according to “H” of the RPTBSY. Also, the readprotection control circuit 8 outputs a control signal REN to thering oscillator 10, and thering oscillator 10 generates a clock CK used in readout of the read protection data. - Further, the read
protection control circuit 8 outputs a read protection control signal to the readprotection memory area 4. In accordance with the read protection control signal, read protection data D07-0 is automatically read from the readprotection memory area 4. Then, the readprotection control circuit 8 provides a register control signal (latch signal) for theread protection register 11. The read protection data D07-0 read from theprotection memory area 4 is latched by theread protection register 11, and is temporarily stored in theread protection register 11. Thereafter, the readprotection control circuit 8 outputs “L” of the RPTBSY as an operation enable signal. As a result of this, the microcomputer becomes an operation enable state. - When a data output RDPFFXn of the read
protection register 11 is “L”, an output of the ANDgate 15 is fixed at an L level and read protection is provided. That is, even when a predetermined address of themain memory 2 is selected and program data is outputted and a flash mode signal FLM is “H”, the data is not outputted to theoutput port 13. Program data from themain memory area 2 is inputted to theCPU 14 and theCPU 14 operates according to the program data. - Incidentally, also with readout of redundancy address data stored in the redundancy
address memory area 5, repair on the defective memory area occurring in themain memory area 2 can be made by sharing the readprotection control circuit 8, theread protection register 11 and theaddress control circuit 12 described above. In this case, a circuit for comparing redundancy address data read to theread protection register 11 with input address data and detecting a match between both the data is added. - In accordance with the read protection circuit of the nonvolatile memory described above, the read
protection memory area 4 is formed within the same memory mat as themain memory area 2, so that the need to provide a dedicated analog control circuit as a conventional example is eliminated and a chip size can be reduced considerably. - Also, a size of the read
protection memory area 4 can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced. - Also, a system reset signal SYSRES or a power-on reset signal is used as a trigger signal of readout of read protection data, so that synchronization with operations of the microcomputer can be ensured easily.
- Incidentally, in the embodiment, the description has been made taking the microcomputer with built-in EEPROM as an example, but the invention is not limited to this and can widely be applied to systems with built-in EEPROM.
- As described above, in accordance with a redundancy memory circuit of the invention, a read protection memory area is formed within the same memory mat as a main memory area, so that the need to dedicatedly provide a dedicated EEPROM cell for storing read protection data and an analog control circuit for writing the read protection data into this EEPROM cell is eliminated and a chip size can be reduced.
- Also, a size of the read protection memory area can be changed easily, so that memory design according to specifications of a type of machine can be performed in a short time while the chip size can be reduced.
- Further, when a redundancy memory circuit of the invention is built in a microcomputer as a circuit IP to become system LSI, synchronization with system operations can be obtained surely.
Claims (5)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-196428 | 2000-06-29 | ||
JP2000196428A JP2002015584A (en) | 2000-06-29 | 2000-06-29 | Read/protect circuit for non-volatile memory |
JPP.2000-196428 | 2000-06-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020001233A1 true US20020001233A1 (en) | 2002-01-03 |
US6349057B2 US6349057B2 (en) | 2002-02-19 |
Family
ID=18694926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/892,984 Expired - Lifetime US6349057B2 (en) | 2000-06-29 | 2001-06-27 | Read protection circuit of nonvolatile memory |
Country Status (2)
Country | Link |
---|---|
US (1) | US6349057B2 (en) |
JP (1) | JP2002015584A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100165765A1 (en) * | 2008-12-30 | 2010-07-01 | Stmicroelectronics S.R.I. | Protection register for a non-volatile memory |
US20110280086A1 (en) * | 2010-05-12 | 2011-11-17 | Samsung Electronics Co., Ltd. | Semiconductor memory device and semiconductor memory system |
JP2015179561A (en) * | 2015-06-10 | 2015-10-08 | ラピスセミコンダクタ株式会社 | Semiconductor storage device |
US10289808B2 (en) * | 2013-12-20 | 2019-05-14 | Infineon Technologies Ag | Method and system for secure data processing |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6407944B1 (en) * | 1998-12-29 | 2002-06-18 | Samsung Electronics Co., Ltd. | Method for protecting an over-erasure of redundant memory cells during test for high-density nonvolatile memory semiconductor devices |
JP4129381B2 (en) | 2002-09-25 | 2008-08-06 | 株式会社ルネサステクノロジ | Nonvolatile semiconductor memory device |
JP4499111B2 (en) | 2004-10-26 | 2010-07-07 | スパンション エルエルシー | Information setting method for nonvolatile memory device and nonvolatile memory device |
US7890721B2 (en) * | 2005-02-16 | 2011-02-15 | Atmel Corporation | Implementation of integrated status of a protection register word in a protection register array |
JP2008251154A (en) * | 2008-04-11 | 2008-10-16 | Renesas Technology Corp | Nonvolatile semiconductor memory device |
IT1399916B1 (en) * | 2010-04-30 | 2013-05-09 | Balluchi | MEMORY DEVICE FOR LOGGED REGISTER ACCESS |
US9262340B1 (en) * | 2011-12-29 | 2016-02-16 | Cypress Semiconductor Corporation | Privileged mode methods and circuits for processor systems |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2732487B1 (en) * | 1995-03-31 | 1997-05-30 | Sgs Thomson Microelectronics | METHOD FOR PROTECTING NON-VOLATILE MEMORY AREAS |
JP4000654B2 (en) * | 1997-02-27 | 2007-10-31 | セイコーエプソン株式会社 | Semiconductor device and electronic equipment |
FR2764426B1 (en) * | 1997-06-04 | 1999-07-16 | Sgs Thomson Microelectronics | INTEGRATED ELECTRICALLY PROGRAMMABLE NON-VOLATILE MEMORY CIRCUIT WITH OPTION CONFIGURATION REGISTER |
FR2770327B1 (en) * | 1997-10-24 | 2000-01-14 | Sgs Thomson Microelectronics | ELECTRICALLY PROGRAMMABLE AND ERASABLE NON-VOLATILE MEMORY INCLUDING A PROTECTIVE AREA FOR READING AND / OR WRITING AND ELECTRONIC SYSTEM INCORPORATING THE SAME |
JP3729638B2 (en) * | 1998-04-22 | 2005-12-21 | 富士通株式会社 | Memory device |
JP4079552B2 (en) * | 1999-07-16 | 2008-04-23 | 富士通株式会社 | Nonvolatile semiconductor memory that prevents unauthorized copying |
-
2000
- 2000-06-29 JP JP2000196428A patent/JP2002015584A/en active Pending
-
2001
- 2001-06-27 US US09/892,984 patent/US6349057B2/en not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100165765A1 (en) * | 2008-12-30 | 2010-07-01 | Stmicroelectronics S.R.I. | Protection register for a non-volatile memory |
US8064278B2 (en) * | 2008-12-30 | 2011-11-22 | Stmicroelectronics S.R.L. | Protection register for a non-volatile memory |
US20110280086A1 (en) * | 2010-05-12 | 2011-11-17 | Samsung Electronics Co., Ltd. | Semiconductor memory device and semiconductor memory system |
US8817571B2 (en) * | 2010-05-12 | 2014-08-26 | Samsung Electronics Co., Ltd. | Semiconductor memory device and semiconductor memory system |
US10289808B2 (en) * | 2013-12-20 | 2019-05-14 | Infineon Technologies Ag | Method and system for secure data processing |
JP2015179561A (en) * | 2015-06-10 | 2015-10-08 | ラピスセミコンダクタ株式会社 | Semiconductor storage device |
Also Published As
Publication number | Publication date |
---|---|
US6349057B2 (en) | 2002-02-19 |
JP2002015584A (en) | 2002-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100456734B1 (en) | Semiconductor device and electronic device | |
KR101110994B1 (en) | Method and apparatus for protecting an integrated circuit from erroneous operation | |
JP3730423B2 (en) | Semiconductor memory device | |
US7031188B2 (en) | Memory system having flash memory where a one-time programmable block is included | |
US5890191A (en) | Method and apparatus for providing erasing and programming protection for electrically erasable programmable read only memory | |
US20050273550A1 (en) | Permanent memory block protection in a flash memory device | |
US20060140027A1 (en) | Semiconductor memory device and method of operating the same | |
US7580281B2 (en) | Flash memory device with write protection | |
US7885141B2 (en) | Non-volatile memory device and method for setting configuration information thereof | |
US20090019325A1 (en) | Memory device, supporting method for error correction thereof, supporting program thereof, memory card, circuit board and electronic apparatus | |
US6349057B2 (en) | Read protection circuit of nonvolatile memory | |
US20030126513A1 (en) | Secure EEPROM memory comprising an error correction circuit | |
US6442083B2 (en) | Redundancy memory circuit | |
JPH08286976A (en) | Method and circuit for protection of nonvolatile memory region | |
JP2004062924A (en) | Semiconductor storage device and initializing method for the same | |
US6549475B2 (en) | Semiconductor memory device and information device | |
JP3482543B2 (en) | Semiconductor memory | |
JP2008541257A (en) | A device that protects memory against attacks caused by error injection | |
US20020184458A1 (en) | Semiconductor memory device | |
JP2005050442A (en) | Redundant memory circuit | |
JP2001109666A (en) | Non-volatile semiconductor storage device | |
US7890721B2 (en) | Implementation of integrated status of a protection register word in a protection register array | |
JP2002288999A (en) | Semiconductor memory | |
JP3197865B2 (en) | Microcomputer | |
US7174435B2 (en) | Memory control circuit, memory device, and microcomputer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOTAKA, KAZUO;REEL/FRAME:011946/0796 Effective date: 20010620 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |