US20010051423A1 - Multilayer passivation process for forming air gaps within a dielectric between interconnections - Google Patents
Multilayer passivation process for forming air gaps within a dielectric between interconnections Download PDFInfo
- Publication number
- US20010051423A1 US20010051423A1 US09/432,101 US43210199A US2001051423A1 US 20010051423 A1 US20010051423 A1 US 20010051423A1 US 43210199 A US43210199 A US 43210199A US 2001051423 A1 US2001051423 A1 US 2001051423A1
- Authority
- US
- United States
- Prior art keywords
- layer
- interconnections
- dielectric
- microns
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 44
- 238000002161 passivation Methods 0.000 title claims description 29
- 239000010410 layer Substances 0.000 claims abstract description 137
- 239000004065 semiconductor Substances 0.000 claims abstract description 16
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 9
- 239000011229 interlayer Substances 0.000 claims abstract description 3
- 229910052751 metal Inorganic materials 0.000 claims description 39
- 239000002184 metal Substances 0.000 claims description 39
- 229910052710 silicon Inorganic materials 0.000 claims description 18
- 239000010703 silicon Substances 0.000 claims description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 17
- 238000000151 deposition Methods 0.000 claims description 17
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 13
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 13
- 239000000758 substrate Substances 0.000 claims description 7
- 239000004642 Polyimide Substances 0.000 claims description 4
- 229920001721 polyimide Polymers 0.000 claims description 4
- 239000004020 conductor Substances 0.000 description 30
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 11
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 9
- 230000008878 coupling Effects 0.000 description 8
- 238000010168 coupling process Methods 0.000 description 8
- 238000005859 coupling reaction Methods 0.000 description 8
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000011800 void material Substances 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 239000004411 aluminium Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- -1 i.e. Chemical compound 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
Definitions
- the present invention relates generally to the fabrication of a semiconductor device, and more particularly to a multilayer dielectric process for forming air gaps therein for reducing permittivity of the dielectric between interconnections.
- semiconductor devices are formed by alternating an insulating layer and a conductor in a predetermined manner over a silicon semiconductor substrate.
- the conductor separated by the insulating layer is electrically connected to overlying and underlying another conductors through openings (contact hole or via) in the insulating layers.
- Such conductors may include impurity diffusion region and metal line made of Al (aluminium), Ti (titanium), Ta (tantalum), W (tungsten), polycrystalline silicon, or a combination thereof.
- Interconnection lines are fashioned on the semiconductor device structure and spaced by a dielectric above an underlying conductor or substrate by a dielectric thickness. Each conductor is spaced a distance from other conductors by a dielectric within the same level of conductors. Accordingly, conductor-to-conductor capacitance (i.e., coupling capacitance) is generated. As circuit density increases, spacing between conductors decreases and thus coupling capacitance therebetween increases.
- the capacitance between conductors is highly dependent on the insulator, or dielectric, used to separate them. Therefore it is required to reduce the permittivity of a dielectric material between conductors. As such, it would be desirable to employ a fabrication technique in which dielectrics between conductors achieve low permittivity.
- the lowest possible, or ideal, dielectric constant is 1.0, which is the dielectric constant of a vacuum, whereas air has a dielectric constant of less than 1.001.
- the present invention was made in view of the above problem, and the present invention is directed toward providing a multilayer dielectric process for forming air gaps within the dielectric between the interconnections for a low permittivity dielectric.
- the present invention uses multilayer dielectric to purposely form air gaps within the dielectric.
- the permittivity of air within the dielectric material is less than that of the surrounding dielectric material which allows an overall decrease in permittivity between interconnections and a corresponding increase in operation speed.
- the air gaps are formed by the multilayer dielectric process. More specifically, a first dielectric layer such as PE-CVD (plasma enhanced chemical vapor deposition) oxide layer using TEOS (tetraethyl orthosilicate) source is deposited on the patterned spaced metal interconnections.
- PE-CVD TEOS oxide layer is deposited to provide a poor step coverage over the interconnections, i.e., deposited relatively thickly at top sides and deposited relatively thinly at bottom sides of the patterned metal interconnections. This poor step coverage of first dielectric makes it easier to form the air gaps in subsequent second dielectric and serves to increase volume of the air gaps.
- the second dielectric layer is deposited over the first dielectric in such controlled manner that causes air gaps within the second dielectric.
- This second dielectric layer preferably includes a low permittivity dielectric such as a silicon oxynitride (SiON) layer. This low permittivity advantageously reduces coupling capacitance between the patterned spaced metal lines and overlying other conductors.
- a method for forming air gaps in the dielectrics between the interconnections includes providing at least a pair of spaced interconnects over a semiconductor topology.
- the semiconductor topology includes an interlayer insulating layer at a top thereof.
- the method further includes depositing a first dielectric layer on the spaced interconnects and over the semiconductor substrate.
- the first dielectric layer is deposited relatively more thickly at top sides of the interconnects than at bottom sides of the interconnects.
- the first dielectric layer is made of an TEOS oxide layer by a PE-CVD technique.
- the method further includes depositing a second dielectric layer over the first dielectric layer to cause the formation of an air gap in the second dielectric layer and between the spaced interconnects.
- the second dielectric layer can be made of silicon oxynitride.
- the second dielectric layer may be made of silicon nitride (SiN).
- the method further includes depositing a third dielectric layer on the second dielectric layer.
- the method further includes depositing a silicon nitride layer over the first dielectric layer, wherein the second dielectric layer is deposited thereover to cause the formation of the air gap.
- a method for forming air gaps in the dielectrics between the interconnects includes forming first metal patterns over a semiconductor substrate.
- the method further includes forming an intermetal oxide layer over the first metal patterns to a thickness of about 0.8 microns.
- the method further includes forming second spaced apart metal patterns over the intermetal oxide layer.
- the second spaced apart metal patterns are separated from each other by about 0.8 microns to 0.9 microns and have a height of about 0.15 microns.
- the method further includes depositing a first passivation layer of an oxide on the second metal pattern to a thickness of about 0.15 microns.
- the first passivation layer of an oxide is deposited thickly at a top side of the second metal pattern and is deposited thinly at a bottom side of the second metal pattern.
- the method further includes depositing a second passivation layer of silicon oxynitride to a thickness of about 1.2 microns, causing the formation of an air gap therein between the second metal patterns.
- the air gap has a size of about 0.46 microns.
- the method further includes depositing a third passivation layer of a polyimide to a thickness of about 10 microns over the second passivation layer of silicon oxynitride.
- FIG. 1 is a partial cross-sectional view of an integrated circuit topography having an insulating layer and patterned metal interconnection structures according to the present invention
- FIG. 2 illustrates a process step subsequent to that shown in FIG. 1 wherein a first passivation layer is deposited over the patterned metal interconnection structure;
- FIG. 3 illustrates a process step subsequent to that shown in FIG. 2 wherein a second passivation layer is deposited over the first insulating layer and air gaps are formed therein;
- FIG. 4 illustrates a process step subsequent to that shown in FIG. 3 wherein a third passivation layer is deposited over the second insulating layer;
- FIG. 5 illustrates a cross-sectional view of a semiconductor substrate having an air gap using a PE-TEOS layer, silicon nitride layer, and silicon oxynitride layer in accordance with another embodiment of the present invention.
- the present invention relates to a method for forming air gaps in an insulating layer between the interconnections with the use of multilayer dielectric.
- the air gaps in the dielectric between interconnections (or conductors) reduces the coupling capacitance.
- FIG. 1 schematically shows a cross-sectional view of an integrated circuit topology having an insulating layer 104 and patterned spaced conductors 106 .
- the conductors 106 can be any spaced conductive pattern, for example, can be metal interconnections.
- the height of the conductors 106 is about 1 microns to 1.2 microns and the distance between the conductors 106 can be about 0.8 microns to 0.9 microns.
- the ratio of pattern distance and pattern height can be about 0.8 ⁇ 0.9:1.0 ⁇ 1.2.
- a first layer 108 of the multilayer dielectric is formed over the integrated circuit topology. This first layer is preferably selected as a material which has a poor step coverage.
- PE-CVD plasma enhanced chemical vapor deposition
- TEOS i.e., tetraethylorthosilicate [Si(OC 2 H 5 ) 4 ]
- source gas i.e., tetraethylorthosilicate [Si(OC 2 H 5 ) 4 ]
- the PE-TEOS layer 108 can be deposited to a thickness of about 0.15 microns. The deposition of this PE-TEOS layer 108 is carefully controlled such that the PE-TEOS layer 108 is deposited thickly at the top portion, especially the top sides (see dotted circle portion in FIG. 2) of the conductors 106 and deposited thinly at the bottom sides of the conductors 102 .
- a void 110 is formed between the conductors 104 which has a relatively narrow opening size as compared to the size of its bottom. Such a void profile makes it easier to form desired air gaps, having a low dielectric permittivity of 1.001, between the conductors 106 . Furthermore, the thin PE-TEOS layer 108 on the bottom sides of the conductors 106 serves to increase the volume of the air gaps. Next, a second layer 112 of the multilayer dielectric is deposited to form the air gaps 114 therein between the conductors as shown in FIG. 3.
- the second layer 112 of the multilayer dielectric is preferably selected from an insulating layer exhibiting a relatively low dielectric constant, such as a silicon oxynitride layer (SiON) and is deposited to a thickness more than 1 microns, preferably 1.2 microns, so as to form the air gaps 114 .
- the dielectric constant of the SiON is about 3.5.
- the air gaps 114 are initiated during the deposition of the thin first dielectric 108 and completed during the deposition of the thick second dielectric 112 .
- the air gaps preferably each have a diameter of about 0.46 microns.
- a silicon nitride layer (SiN) can be used instead of the silicon oxynitride layer.
- SiN silicon nitride layer
- a silicon nitride layer and a silicon oxynitride layer may be sequentially deposited over the PE-TEOS layer 108 with a thickness of about 0.6 microns and 1.0 microns, respectively. The presence of the air gaps 114 in the dielectric 112 between the conductors reduces the coupling capacitance and thereby reduce RC delay and accelerates device operation speed.
- the method for forming air gaps in the dielectric between conductors can be preferably employed in the process of passivation for metal interconnections.
- the passivation process for metal interconnections will now be described with reference to FIGS. 1 to 4 .
- FIGS. 1 to 3 will be cited again to this embodiment.
- the formation of the device isolation layer, transistors, bit line, capacitors, and other device elements which are not directively related to the formation of the air gaps are not shown and their explanation is omitted.
- an intermetal dielectric layer 104 is formed over a semiconductor substrate gas.
- the intermetal dielectric layer 104 may be a PE-CVD oxide layer, using TEOS source, or a FOX layer using inorganic spin-on-glass technique, and has a thickness more than 0.8 microns.
- a first metal interconnection has been formed by the conventional method below the intermetal dielectric layer 104 .
- a second layer of metal is deposited over the first insulating layer 100 by a conventional sputtering method.
- a photoresist layer (not shown) is spin coated over the second metal layer and pattered into desired configuration.
- the second metal layer is then anisotropically dry etched to form second spaced metal interconnections 106 using the patterned photoresist layer.
- the second metal is preferably made of aluminum and has a thickness of about 0.8 microns to 1.0 microns.
- a capping layer (not shown) such as Ti/TiN is formed between the first insulating layer and the aluminium layer 106 , and on the aluminum layer 106 .
- the overall thickness of the second metal interconnection is about 1 microns to 1.2 microns and the distance between the interconnections is about 0.8 microns to 0.9 microns.
- the patterned photoresist layer is then removed through conventional process such as O 2 plasma ashing and a subsequent stripping process.
- a first passivation layer 108 is deposited over the second metal interconnections 106 .
- This first passivation layer 108 serves to prevent the reaction between the metal interconnections and subsequent second passivation layer 112 .
- the first passivation layer 108 is preferably made of a PE-CVD oxide layer using a TEOS source gas and deposited to a thickness of about 0.15 microns.
- another PE-CVD oxide layer may be used, such as a silane (SiH 4 ) based oxide layer.
- the PE-CVD silane based oxide layer is formed by using SiH 4 of about 115 sccm and N 2 O of about 1,700 sccm at a pressure of about 2.2 torr, and at a temperature about 400° C. for about 10 seconds.
- This PE-CVD oxide layer exhibits such a poor step coverage that it is deposited thickly at the top portion, specifically top sides of the second metal interconnections, while being deposited very thin at the bottom sides thereof.
- This poor step coverage allows easier formation of a void 110 between interconnections 106 which has a relatively narrow opening size as compared to the bottom size.
- This void 110 profile makes it easier to form air gaps in subsequent process.
- the second passivation layer 112 is deposited over the first passivation layer 104 to a thickness condition that forms air gaps 114 therein.
- the thickness of the second passivation layer 112 is large enough, at least 1 microns, preferably more than 1.2 microns.
- the second passivation layer is made of a silicon oxynitride layer.
- This silicon oxynitride layer is formed by CVD (chemical vapor deposition) using about 280 sccm SiH 4 , about 8,000 sccm N 2 , about 300 sccm NH 3 , and about 300 sccm N 2 O at a pressure of about 2.6 torr, at a temperature about 390° C. for about 8 to 9 minutes.
- CVD chemical vapor deposition
- formed air gaps 114 each have a diameter of about 0.46 microns.
- a silicon oxynitride layer with dielectric constant about 3.5 is used.
- silicon nitride layer may be used instead, and the combination of silicon oxynitride and silicon nitride is also possible.
- This silicon nitride layer is formed by the CVD (chemical vapor deposition) method using about 400 sccm SiH 4 , about 2,300 sccm N 2 , and about 1,700 sccm NH 3 at a pressure of about 2.4 torr, and at a temperature of about 390° C. for about 30 to 40 seconds.
- a third conventional passivation layer 112 such as a polyimide layer, is deposited over the resulting structure to a thickness of about 10 microns.
- the third passivation layer 116 is then planarized and a conventional photography process is conducted and a metal contact pad (not shown) is formed in the third passivation layer 116 to the selected second metal interconnections. Subsequently, a process for forming other metal interconnections is further carried out.
- FIG. 5 shows a cross-sectional view of a semiconductor topology according to another embodiment of the present invention.
- air gaps for example an air gap 114
- a silicon nitride layer 109 is formed to a thickness of about 0.6 microns.
- the silicon oxynitride layer 112 is formed thickly so as to form the air gap 114 , for example, to a thickness of about 1.0 microns.
- the air gaps are formed in the dielectric layer by depositing a plurality of dielectric layers.
- Silicon oxynitride layer with a dielectric permittivity of about 3.5 is preferentially selected as a second dielectric layer since the silicon oxynitride layer not only forms air gaps therein between the same level metal interconnections, but also reduces coupling capacitance between different level metal interconnections.
- the first dielectric layer formed on the conductive pattern is deposited such that it provides a poor step coverage, deposited thickly at the top edge portion and deposited thinly at the bottom edge portion of the conductive pattern. The poor step coverage of the first dielectric layer makes it easier to form the air gaps in the second dielectric layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to the fabrication of a semiconductor device, and more particularly to a multilayer dielectric process for forming air gaps therein for reducing permittivity of the dielectric between interconnections.
- 2. Description of the Related Art
- Generally speaking, semiconductor devices are formed by alternating an insulating layer and a conductor in a predetermined manner over a silicon semiconductor substrate. The conductor separated by the insulating layer is electrically connected to overlying and underlying another conductors through openings (contact hole or via) in the insulating layers. Such conductors may include impurity diffusion region and metal line made of Al (aluminium), Ti (titanium), Ta (tantalum), W (tungsten), polycrystalline silicon, or a combination thereof.
- Interconnection lines (or conductors) are fashioned on the semiconductor device structure and spaced by a dielectric above an underlying conductor or substrate by a dielectric thickness. Each conductor is spaced a distance from other conductors by a dielectric within the same level of conductors. Accordingly, conductor-to-conductor capacitance (i.e., coupling capacitance) is generated. As circuit density increases, spacing between conductors decreases and thus coupling capacitance therebetween increases.
- Increases in coupling capacitance between conductors eventually results in an increase in RC delay, which is an important characteristic of an integrated circuit since it limits the speed (frequency) at which the circuit or circuits can operate. The shorter the RC delay, the higher the speed of the circuit or circuits. It is therefore important that RC delay should be minimized as much as possible.
- The capacitance between conductors is highly dependent on the insulator, or dielectric, used to separate them. Therefore it is required to reduce the permittivity of a dielectric material between conductors. As such, it would be desirable to employ a fabrication technique in which dielectrics between conductors achieve low permittivity. The lowest possible, or ideal, dielectric constant is 1.0, which is the dielectric constant of a vacuum, whereas air has a dielectric constant of less than 1.001.
- Therefore, it is desired to form a passivation layer with low permittivity while concurrently forming air gaps therein between the conductors to reduce the coupling capacitance.
- The present invention was made in view of the above problem, and the present invention is directed toward providing a multilayer dielectric process for forming air gaps within the dielectric between the interconnections for a low permittivity dielectric. The present invention uses multilayer dielectric to purposely form air gaps within the dielectric. The permittivity of air within the dielectric material is less than that of the surrounding dielectric material which allows an overall decrease in permittivity between interconnections and a corresponding increase in operation speed.
- The air gaps are formed by the multilayer dielectric process. More specifically, a first dielectric layer such as PE-CVD (plasma enhanced chemical vapor deposition) oxide layer using TEOS (tetraethyl orthosilicate) source is deposited on the patterned spaced metal interconnections. The PE-CVD TEOS oxide layer is deposited to provide a poor step coverage over the interconnections, i.e., deposited relatively thickly at top sides and deposited relatively thinly at bottom sides of the patterned metal interconnections. This poor step coverage of first dielectric makes it easier to form the air gaps in subsequent second dielectric and serves to increase volume of the air gaps. The second dielectric layer is deposited over the first dielectric in such controlled manner that causes air gaps within the second dielectric. The thickness of the second dielectric is large enough to cause the formation of the air gaps therein and the air gaps are completely covered by the dielectric. This second dielectric layer preferably includes a low permittivity dielectric such as a silicon oxynitride (SiON) layer. This low permittivity advantageously reduces coupling capacitance between the patterned spaced metal lines and overlying other conductors.
- Briefly, in accordance with one aspect of the present invention, there is provided a method for forming air gaps in the dielectrics between the interconnections. The method includes providing at least a pair of spaced interconnects over a semiconductor topology. The semiconductor topology includes an interlayer insulating layer at a top thereof. The method further includes depositing a first dielectric layer on the spaced interconnects and over the semiconductor substrate. The first dielectric layer is deposited relatively more thickly at top sides of the interconnects than at bottom sides of the interconnects. The first dielectric layer is made of an TEOS oxide layer by a PE-CVD technique. The method further includes depositing a second dielectric layer over the first dielectric layer to cause the formation of an air gap in the second dielectric layer and between the spaced interconnects. The second dielectric layer can be made of silicon oxynitride. Alternatively, the second dielectric layer may be made of silicon nitride (SiN). The method further includes depositing a third dielectric layer on the second dielectric layer.
- According to another aspect of above mentioned-method, the method further includes depositing a silicon nitride layer over the first dielectric layer, wherein the second dielectric layer is deposited thereover to cause the formation of the air gap.
- In accordance with another aspect of the present invention, there is provided a method for forming air gaps in the dielectrics between the interconnects. The method includes forming first metal patterns over a semiconductor substrate. The method further includes forming an intermetal oxide layer over the first metal patterns to a thickness of about 0.8 microns. The method further includes forming second spaced apart metal patterns over the intermetal oxide layer. The second spaced apart metal patterns are separated from each other by about 0.8 microns to 0.9 microns and have a height of about 0.15 microns. The method further includes depositing a first passivation layer of an oxide on the second metal pattern to a thickness of about 0.15 microns. The first passivation layer of an oxide is deposited thickly at a top side of the second metal pattern and is deposited thinly at a bottom side of the second metal pattern. The method further includes depositing a second passivation layer of silicon oxynitride to a thickness of about 1.2 microns, causing the formation of an air gap therein between the second metal patterns. Preferably, the air gap has a size of about 0.46 microns. The method further includes depositing a third passivation layer of a polyimide to a thickness of about 10 microns over the second passivation layer of silicon oxynitride.
- The invention may be understood and its objects will become apparent to those skilled in the art by reference to the accompanying drawings as follows:
- FIG. 1 is a partial cross-sectional view of an integrated circuit topography having an insulating layer and patterned metal interconnection structures according to the present invention;
- FIG. 2 illustrates a process step subsequent to that shown in FIG. 1 wherein a first passivation layer is deposited over the patterned metal interconnection structure;
- FIG. 3 illustrates a process step subsequent to that shown in FIG. 2 wherein a second passivation layer is deposited over the first insulating layer and air gaps are formed therein;
- FIG. 4 illustrates a process step subsequent to that shown in FIG. 3 wherein a third passivation layer is deposited over the second insulating layer; and
- FIG. 5 illustrates a cross-sectional view of a semiconductor substrate having an air gap using a PE-TEOS layer, silicon nitride layer, and silicon oxynitride layer in accordance with another embodiment of the present invention.
- The preferred embodiment of the present invention will now be described with reference to the accompanying drawings. The present invention relates to a method for forming air gaps in an insulating layer between the interconnections with the use of multilayer dielectric. The air gaps in the dielectric between interconnections (or conductors) reduces the coupling capacitance.
- FIG. 1 schematically shows a cross-sectional view of an integrated circuit topology having an insulating
layer 104 and patterned spacedconductors 106. Theconductors 106 can be any spaced conductive pattern, for example, can be metal interconnections. The height of theconductors 106 is about 1 microns to 1.2 microns and the distance between theconductors 106 can be about 0.8 microns to 0.9 microns. The ratio of pattern distance and pattern height can be about 0.8˜0.9:1.0˜1.2. Afirst layer 108 of the multilayer dielectric is formed over the integrated circuit topology. This first layer is preferably selected as a material which has a poor step coverage. For example a PE-CVD (plasma enhanced chemical vapor deposition) oxide layer using TEOS, i.e., tetraethylorthosilicate [Si(OC2H5)4], as a source gas may be selected to provide purposely poor step coverage as shown in FIG. 2. The PE-TEOS layer 108 can be deposited to a thickness of about 0.15 microns. The deposition of this PE-TEOS layer 108 is carefully controlled such that the PE-TEOS layer 108 is deposited thickly at the top portion, especially the top sides (see dotted circle portion in FIG. 2) of theconductors 106 and deposited thinly at the bottom sides of theconductors 102. A void 110 is formed between theconductors 104 which has a relatively narrow opening size as compared to the size of its bottom. Such a void profile makes it easier to form desired air gaps, having a low dielectric permittivity of 1.001, between theconductors 106. Furthermore, the thin PE-TEOS layer 108 on the bottom sides of theconductors 106 serves to increase the volume of the air gaps. Next, asecond layer 112 of the multilayer dielectric is deposited to form theair gaps 114 therein between the conductors as shown in FIG. 3. Thesecond layer 112 of the multilayer dielectric is preferably selected from an insulating layer exhibiting a relatively low dielectric constant, such as a silicon oxynitride layer (SiON) and is deposited to a thickness more than 1 microns, preferably 1.2 microns, so as to form theair gaps 114. The dielectric constant of the SiON is about 3.5. Theair gaps 114 are initiated during the deposition of the thinfirst dielectric 108 and completed during the deposition of the thicksecond dielectric 112. The air gaps preferably each have a diameter of about 0.46 microns. - Alternatively a silicon nitride layer (SiN) can be used instead of the silicon oxynitride layer. Furthermore, a silicon nitride layer and a silicon oxynitride layer may be sequentially deposited over the PE-
TEOS layer 108 with a thickness of about 0.6 microns and 1.0 microns, respectively. The presence of theair gaps 114 in the dielectric 112 between the conductors reduces the coupling capacitance and thereby reduce RC delay and accelerates device operation speed. - The method for forming air gaps in the dielectric between conductors can be preferably employed in the process of passivation for metal interconnections. The passivation process for metal interconnections will now be described with reference to FIGS.1 to 4. For simplifying the drawing and discussion, FIGS. 1 to 3 will be cited again to this embodiment. The formation of the device isolation layer, transistors, bit line, capacitors, and other device elements which are not directively related to the formation of the air gaps are not shown and their explanation is omitted.
- Referring again to FIG. 1, an
intermetal dielectric layer 104 is formed over a semiconductor substrate gas. Theintermetal dielectric layer 104 may be a PE-CVD oxide layer, using TEOS source, or a FOX layer using inorganic spin-on-glass technique, and has a thickness more than 0.8 microns. A first metal interconnection has been formed by the conventional method below theintermetal dielectric layer 104. A second layer of metal is deposited over the first insulatinglayer 100 by a conventional sputtering method. A photoresist layer (not shown) is spin coated over the second metal layer and pattered into desired configuration. The second metal layer is then anisotropically dry etched to form second spacedmetal interconnections 106 using the patterned photoresist layer. The second metal is preferably made of aluminum and has a thickness of about 0.8 microns to 1.0 microns. A capping layer (not shown) such as Ti/TiN is formed between the first insulating layer and thealuminium layer 106, and on thealuminum layer 106. The overall thickness of the second metal interconnection is about 1 microns to 1.2 microns and the distance between the interconnections is about 0.8 microns to 0.9 microns. The patterned photoresist layer is then removed through conventional process such as O2 plasma ashing and a subsequent stripping process. - Referring again to FIG. 2, a
first passivation layer 108 is deposited over thesecond metal interconnections 106. Thisfirst passivation layer 108 serves to prevent the reaction between the metal interconnections and subsequentsecond passivation layer 112. Thefirst passivation layer 108 is preferably made of a PE-CVD oxide layer using a TEOS source gas and deposited to a thickness of about 0.15 microns. Alternatively, another PE-CVD oxide layer may be used, such as a silane (SiH4) based oxide layer. Specifically, the PE-CVD silane based oxide layer is formed by using SiH4 of about 115 sccm and N2O of about 1,700 sccm at a pressure of about 2.2 torr, and at a temperature about 400° C. for about 10 seconds. This PE-CVD oxide layer exhibits such a poor step coverage that it is deposited thickly at the top portion, specifically top sides of the second metal interconnections, while being deposited very thin at the bottom sides thereof. This poor step coverage allows easier formation of a void 110 betweeninterconnections 106 which has a relatively narrow opening size as compared to the bottom size. This void 110 profile makes it easier to form air gaps in subsequent process. - Referring again to FIG. 3, the
second passivation layer 112 is deposited over thefirst passivation layer 104 to a thickness condition that formsair gaps 114 therein. To form theair gaps 114, the thickness of thesecond passivation layer 112 is large enough, at least 1 microns, preferably more than 1.2 microns. The second passivation layer is made of a silicon oxynitride layer. This silicon oxynitride layer is formed by CVD (chemical vapor deposition) using about 280 sccm SiH4, about 8,000 sccm N2, about 300 sccm NH3, and about 300 sccm N2O at a pressure of about 2.6 torr, at a temperature about 390° C. for about 8 to 9 minutes. Those skilled in the art will readily be able to vary these parameters to suit their circumstances. Thus formedair gaps 114 each have a diameter of about 0.46 microns. Preferably a silicon oxynitride layer with dielectric constant about 3.5 is used. Alternatively, a silicon nitride layer may be used instead, and the combination of silicon oxynitride and silicon nitride is also possible. This silicon nitride layer is formed by the CVD (chemical vapor deposition) method using about 400 sccm SiH4, about 2,300 sccm N2, and about 1,700 sccm NH3 at a pressure of about 2.4 torr, and at a temperature of about 390° C. for about 30 to 40 seconds. - Referring to FIG. 4, a third
conventional passivation layer 112, such as a polyimide layer, is deposited over the resulting structure to a thickness of about 10 microns. Thethird passivation layer 116 is then planarized and a conventional photography process is conducted and a metal contact pad (not shown) is formed in thethird passivation layer 116 to the selected second metal interconnections. Subsequently, a process for forming other metal interconnections is further carried out. - FIG. 5 shows a cross-sectional view of a semiconductor topology according to another embodiment of the present invention. In FIG. 5, the same parts functioning as shown in FIGS.1 to 4 are identified with the same reference numbers and their explanation is omitted for the shake of simplicity and clarity. Referring now to FIG. 5, air gaps, (for example an air gap 114), are formed in the multilayer dielectric layers 108, 109 and 112. More specifically, after forming the PE-
TEOS layer 108, asilicon nitride layer 109 is formed to a thickness of about 0.6 microns. After that, thesilicon oxynitride layer 112 is formed thickly so as to form theair gap 114, for example, to a thickness of about 1.0 microns. - According to the present invention, the air gaps are formed in the dielectric layer by depositing a plurality of dielectric layers. Silicon oxynitride layer with a dielectric permittivity of about 3.5 is preferentially selected as a second dielectric layer since the silicon oxynitride layer not only forms air gaps therein between the same level metal interconnections, but also reduces coupling capacitance between different level metal interconnections. The first dielectric layer formed on the conductive pattern is deposited such that it provides a poor step coverage, deposited thickly at the top edge portion and deposited thinly at the bottom edge portion of the conductive pattern. The poor step coverage of the first dielectric layer makes it easier to form the air gaps in the second dielectric layer.
- It will be recognized by those skilled in the art that the innovative concepts disclosed in the present application can be applied in a wide variety of contexts. Moreover, the preferred implementation can be modified in a tremendous variety of ways. Accordingly, it should be understood that the modification and variations suggested below and above are merely illustrative. These examples may help to show some of the scope of the inventive concepts, but these examples do not nearly exhaust the full scope of variation in the disclosed novel concepts.
Claims (7)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990005231A KR100286126B1 (en) | 1999-02-13 | 1999-02-13 | Process for forming air gaps using a multilayer passivation in a dielectric between interconnections |
KR99-05231 | 1999-02-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010051423A1 true US20010051423A1 (en) | 2001-12-13 |
US6399476B2 US6399476B2 (en) | 2002-06-04 |
Family
ID=19574392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/432,101 Expired - Lifetime US6399476B2 (en) | 1999-02-13 | 1999-11-02 | Multilayer passivation process for forming air gaps within a dielectric between interconnections |
Country Status (2)
Country | Link |
---|---|
US (1) | US6399476B2 (en) |
KR (1) | KR100286126B1 (en) |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6432812B1 (en) * | 2001-07-16 | 2002-08-13 | Lsi Logic Corporation | Method of coupling capacitance reduction |
US6627529B2 (en) * | 2002-02-07 | 2003-09-30 | Micron Technology, Inc. | Capacitance reduction by tunnel formation for use with semiconductor device |
US6791155B1 (en) | 2002-09-20 | 2004-09-14 | Integrated Device Technology, Inc. | Stress-relieved shallow trench isolation (STI) structure and method for forming the same |
WO2005076344A1 (en) * | 2004-02-06 | 2005-08-18 | X-Fab Semiconductor Foundries Ag | Filling of insulation trenches using cmos-standard processes for creating dielectrically insulated areas on a soi disk |
US20060148134A1 (en) * | 2004-12-31 | 2006-07-06 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby |
US20080073748A1 (en) * | 2006-09-21 | 2008-03-27 | Bielefeld Jeffery D | Dielectric spacers for metal interconnects and method to form the same |
US20080299779A1 (en) * | 2007-05-29 | 2008-12-04 | Sematech, Inc. | Systems and methods for controlling the effective dielectric constant of materials used in a semiconductor device |
US20090004844A1 (en) * | 2007-06-29 | 2009-01-01 | Kang-Jay Hsia | Forming Complimentary Metal Features Using Conformal Insulator Layer |
US7649239B2 (en) | 2006-05-04 | 2010-01-19 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US20100044772A1 (en) * | 2005-04-15 | 2010-02-25 | Renesas Technology Corp. | Nonvolatile semiconductor device and method of manufacturing nonvolatile semiconductor device |
CN101364601B (en) * | 2007-08-09 | 2010-07-28 | 和舰科技(苏州)有限公司 | Method for improving SRAM function of high-voltage product and solving problem of unqualified voltage |
JP2012074744A (en) * | 2012-01-16 | 2012-04-12 | Renesas Electronics Corp | Nonvolatile semiconductor device and method of manufacturing nonvolatile semiconductor device |
CN102623305A (en) * | 2012-03-23 | 2012-08-01 | 上海华力微电子有限公司 | Metal-multilayer insulator-metal capacitor as well as preparation method and integrated circuit thereof |
US20130020708A1 (en) * | 2011-07-19 | 2013-01-24 | SanDisk Technologies, Inc | Copper Interconnects Separated by Air Gaps and Method of Making Thereof |
US20130149864A1 (en) * | 2008-10-28 | 2013-06-13 | Hitachi, Ltd. | Semiconductor Device and Manufacturing Method Thereof |
US20130146958A1 (en) * | 2011-12-09 | 2013-06-13 | You-Song Kim | Method for forming buried bit line, semiconductor device having the same, and fabricating method thereof |
US8772938B2 (en) | 2012-12-04 | 2014-07-08 | Intel Corporation | Semiconductor interconnect structures |
US20150076698A1 (en) * | 2013-09-17 | 2015-03-19 | Nanya Technology Corporation | Semiconductor device and method of fabricating the same |
US20150108654A1 (en) * | 2013-10-22 | 2015-04-23 | Globalfoundries Singapore Pte. Ltd. | Reliable passivation layers for semiconductor devices |
US9343294B2 (en) * | 2014-04-28 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure having air gap and method of forming the same |
CN107665855A (en) * | 2016-07-27 | 2018-02-06 | 三星电子株式会社 | The method for manufacturing semiconductor devices |
US9960110B2 (en) | 2011-12-30 | 2018-05-01 | Intel Corporation | Self-enclosed asymmetric interconnect structures |
US20180151525A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layer structure and fabrication method therefor |
CN108321118A (en) * | 2018-04-04 | 2018-07-24 | 睿力集成电路有限公司 | The preparation method and semiconductor devices in conductive inter-level dielectric cavity |
CN113363238A (en) * | 2020-03-03 | 2021-09-07 | 南亚科技股份有限公司 | Semiconductor element and method for manufacturing the same |
WO2022006010A1 (en) * | 2020-06-30 | 2022-01-06 | Lam Research Corporation | Reducing intralevel capacitance in semiconductor devices |
US20220059534A1 (en) * | 2020-08-18 | 2022-02-24 | Samsung Electronics Co., Ltd. | Semiconductor device |
WO2022166117A1 (en) * | 2021-02-03 | 2022-08-11 | 长鑫存储技术有限公司 | Interconnection structure and preparation method therefor, and semiconductor structure |
WO2024011650A1 (en) * | 2022-07-12 | 2024-01-18 | 长鑫存储技术有限公司 | Semiconductor structure, and preparation method for semiconductor structure |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100487414B1 (en) * | 2000-12-23 | 2005-05-03 | 주식회사 하이닉스반도체 | Manufacturing method of semiconductor device |
KR100831972B1 (en) * | 2001-12-17 | 2008-05-26 | 주식회사 하이닉스반도체 | Method for fabricating shallow trench isolation of semiconductor device |
US7042095B2 (en) * | 2002-03-29 | 2006-05-09 | Renesas Technology Corp. | Semiconductor device including an interconnect having copper as a main component |
US6531376B1 (en) * | 2002-04-17 | 2003-03-11 | Semiconductor Components Industries Llc | Method of making a semiconductor device with a low permittivity region |
KR20030096484A (en) * | 2002-06-12 | 2003-12-31 | 동부전자 주식회사 | metal pattern structure by dual damascene process of semiconductor device and its manufacturing method |
US6764919B2 (en) * | 2002-12-20 | 2004-07-20 | Motorola, Inc. | Method for providing a dummy feature and structure thereof |
US20060183317A1 (en) * | 2003-03-14 | 2006-08-17 | Junji Noguchi | Semiconductor device and a method of manufacturing the same |
US7033897B2 (en) * | 2003-10-23 | 2006-04-25 | Texas Instruments Incorporated | Encapsulated spacer with low dielectric constant material to reduce the parasitic capacitance between gate and drain in CMOS technology |
DE102004050391B4 (en) * | 2004-10-15 | 2007-02-08 | Infineon Technologies Ag | Method for producing a layer arrangement and layer arrangement |
US7279377B2 (en) * | 2005-08-10 | 2007-10-09 | Micron Technology, Inc. | Method and structure for shallow trench isolation during integrated circuit device manufacture |
US7648921B2 (en) * | 2006-09-22 | 2010-01-19 | Macronix International Co., Ltd. | Method of forming dielectric layer |
US7973409B2 (en) * | 2007-01-22 | 2011-07-05 | International Business Machines Corporation | Hybrid interconnect structure for performance improvement and reliability enhancement |
KR101356695B1 (en) | 2007-08-06 | 2014-01-29 | 삼성전자주식회사 | Method of fabricating semiconductor device |
US7868455B2 (en) * | 2007-11-01 | 2011-01-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Solving via-misalignment issues in interconnect structures having air-gaps |
DE102009010845B4 (en) * | 2009-02-27 | 2016-10-13 | Advanced Micro Devices, Inc. | A method of making a microstructure device having a metallization structure with self-aligned air gaps and refilled air gap exclusion zones |
US8232618B2 (en) | 2010-08-11 | 2012-07-31 | International Business Machines Corporation | Semiconductor structure having a contact-level air gap within the interlayer dielectrics above a semiconductor device and a method of forming the semiconductor structure using a self-assembly approach |
US8492270B2 (en) | 2010-09-20 | 2013-07-23 | International Business Machines Corporation | Structure for nano-scale metallization and method for fabricating same |
US8957519B2 (en) | 2010-10-22 | 2015-02-17 | International Business Machines Corporation | Structure and metallization process for advanced technology nodes |
US8735279B2 (en) | 2011-01-25 | 2014-05-27 | International Business Machines Corporation | Air-dielectric for subtractive etch line and via metallization |
US9490163B2 (en) * | 2012-08-31 | 2016-11-08 | Taiwan Semiconductor Manufacturing Company Limited | Tapered sidewall conductive lines and formation thereof |
KR102003881B1 (en) * | 2013-02-13 | 2019-10-17 | 삼성전자주식회사 | Semiconductor deivces and methods of fabricating the same |
CN103151301A (en) * | 2013-02-25 | 2013-06-12 | 上海宏力半导体制造有限公司 | Semiconductor device forming method |
KR101978969B1 (en) | 2013-06-17 | 2019-05-17 | 삼성전자주식회사 | Semiconductor device |
KR102092863B1 (en) | 2013-12-30 | 2020-03-24 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
KR102272553B1 (en) | 2015-01-19 | 2021-07-02 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US9728447B2 (en) * | 2015-11-16 | 2017-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-barrier deposition for air gap formation |
US10090381B2 (en) | 2016-09-20 | 2018-10-02 | Samsung Electronics Co., Ltd. | Semiconductor device including air-gap |
US10679893B2 (en) | 2018-09-04 | 2020-06-09 | United Microelectronics Corp. | Interconnection structure and method of forming the same |
CN113611655A (en) * | 2021-06-11 | 2021-11-05 | 联芯集成电路制造(厦门)有限公司 | Semiconductor structure and manufacturing method thereof |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5716888A (en) | 1993-06-30 | 1998-02-10 | United Microelectronics Corporation | Stress released VLSI structure by void formation |
US5461003A (en) | 1994-05-27 | 1995-10-24 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
US5641712A (en) * | 1995-08-07 | 1997-06-24 | Motorola, Inc. | Method and structure for reducing capacitance between interconnect lines |
US5759913A (en) | 1996-06-05 | 1998-06-02 | Advanced Micro Devices, Inc. | Method of formation of an air gap within a semiconductor dielectric by solvent desorption |
US5851603A (en) * | 1997-07-14 | 1998-12-22 | Vanguard International Semiconductor Corporation | Method for making a plasma-enhanced chemical vapor deposited SiO2 Si3 N4 multilayer passivation layer for semiconductor applications |
US6159845A (en) * | 1999-09-11 | 2000-12-12 | United Microelectronics Corp. | Method for manufacturing dielectric layer |
-
1999
- 1999-02-13 KR KR1019990005231A patent/KR100286126B1/en not_active IP Right Cessation
- 1999-11-02 US US09/432,101 patent/US6399476B2/en not_active Expired - Lifetime
Cited By (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6432812B1 (en) * | 2001-07-16 | 2002-08-13 | Lsi Logic Corporation | Method of coupling capacitance reduction |
US6627529B2 (en) * | 2002-02-07 | 2003-09-30 | Micron Technology, Inc. | Capacitance reduction by tunnel formation for use with semiconductor device |
US6791155B1 (en) | 2002-09-20 | 2004-09-14 | Integrated Device Technology, Inc. | Stress-relieved shallow trench isolation (STI) structure and method for forming the same |
US20080277755A1 (en) * | 2004-02-06 | 2008-11-13 | Karlheinz Freywald | Filling of Insulation Trenches Using Cmos-Standard Processes for Creating Dielectrically Insulated Areas on a Soi Disk |
WO2005076344A1 (en) * | 2004-02-06 | 2005-08-18 | X-Fab Semiconductor Foundries Ag | Filling of insulation trenches using cmos-standard processes for creating dielectrically insulated areas on a soi disk |
US7989310B2 (en) | 2004-02-06 | 2011-08-02 | X-Fab Semiconductor Foundries Ag | Filling of insulation trenches using CMOS standard processes for creating dielectrically insulated areas on a SOI disk |
US20060148134A1 (en) * | 2004-12-31 | 2006-07-06 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby |
US8022455B2 (en) | 2004-12-31 | 2011-09-20 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby |
US7579233B2 (en) | 2004-12-31 | 2009-08-25 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby |
US20100181672A1 (en) * | 2004-12-31 | 2010-07-22 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby |
US8669172B2 (en) | 2005-04-15 | 2014-03-11 | Renesas Electronics Corporation | Method of manufacturing nonvolatile semiconductor device |
US8211777B2 (en) * | 2005-04-15 | 2012-07-03 | Renesas Electronics Corporation | Method of manufacturing nonvolatile semiconductor device |
US20100044772A1 (en) * | 2005-04-15 | 2010-02-25 | Renesas Technology Corp. | Nonvolatile semiconductor device and method of manufacturing nonvolatile semiconductor device |
US20100190330A1 (en) * | 2005-04-15 | 2010-07-29 | Renesas Technology Corp. | Nonvolatile semiconductor device and method of manufacturing nonvolatile semiconductor device |
US7649239B2 (en) | 2006-05-04 | 2010-01-19 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US20100071941A1 (en) * | 2006-05-04 | 2010-03-25 | Hussein Makarem A | Dielectric spacers for metal interconnects and method to form the same |
US8394701B2 (en) | 2006-05-04 | 2013-03-12 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US7923760B2 (en) | 2006-05-04 | 2011-04-12 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US20110171823A1 (en) * | 2006-05-04 | 2011-07-14 | Hussein Makarem A | Dielectric spacers for metal interconnects and method to form the same |
US7772702B2 (en) * | 2006-09-21 | 2010-08-10 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
US20080073748A1 (en) * | 2006-09-21 | 2008-03-27 | Bielefeld Jeffery D | Dielectric spacers for metal interconnects and method to form the same |
US20080299779A1 (en) * | 2007-05-29 | 2008-12-04 | Sematech, Inc. | Systems and methods for controlling the effective dielectric constant of materials used in a semiconductor device |
US7855139B2 (en) * | 2007-05-29 | 2010-12-21 | Sematech, Inc. | Systems and methods for controlling the effective dielectric constant of materials used in a semiconductor device |
US7927990B2 (en) * | 2007-06-29 | 2011-04-19 | Sandisk Corporation | Forming complimentary metal features using conformal insulator layer |
US20090004844A1 (en) * | 2007-06-29 | 2009-01-01 | Kang-Jay Hsia | Forming Complimentary Metal Features Using Conformal Insulator Layer |
CN101364601B (en) * | 2007-08-09 | 2010-07-28 | 和舰科技(苏州)有限公司 | Method for improving SRAM function of high-voltage product and solving problem of unqualified voltage |
US20130149864A1 (en) * | 2008-10-28 | 2013-06-13 | Hitachi, Ltd. | Semiconductor Device and Manufacturing Method Thereof |
US9030016B2 (en) * | 2011-07-19 | 2015-05-12 | Sandisk Technologies Inc. | Semiconductor device with copper interconnects separated by air gaps |
US20130020708A1 (en) * | 2011-07-19 | 2013-01-24 | SanDisk Technologies, Inc | Copper Interconnects Separated by Air Gaps and Method of Making Thereof |
US8575000B2 (en) * | 2011-07-19 | 2013-11-05 | SanDisk Technologies, Inc. | Copper interconnects separated by air gaps and method of making thereof |
US20140008804A1 (en) * | 2011-07-19 | 2014-01-09 | SanDisk Technologies, Inc. | Copper interconnects separated by air gaps and method of making thereof |
US20130146958A1 (en) * | 2011-12-09 | 2013-06-13 | You-Song Kim | Method for forming buried bit line, semiconductor device having the same, and fabricating method thereof |
CN103165539A (en) * | 2011-12-09 | 2013-06-19 | 爱思开海力士有限公司 | Method for forming buried bit line, semiconductor device having the same, and fabricating method thereof |
US9837422B2 (en) | 2011-12-09 | 2017-12-05 | SK Hynix Inc. | Method for forming buried bit line, semiconductor device having the same, and fabricating method thereof |
US9960110B2 (en) | 2011-12-30 | 2018-05-01 | Intel Corporation | Self-enclosed asymmetric interconnect structures |
JP2012074744A (en) * | 2012-01-16 | 2012-04-12 | Renesas Electronics Corp | Nonvolatile semiconductor device and method of manufacturing nonvolatile semiconductor device |
CN102623305A (en) * | 2012-03-23 | 2012-08-01 | 上海华力微电子有限公司 | Metal-multilayer insulator-metal capacitor as well as preparation method and integrated circuit thereof |
US9754886B2 (en) | 2012-12-04 | 2017-09-05 | Intel Corporation | Semiconductor interconnect structures |
US8772938B2 (en) | 2012-12-04 | 2014-07-08 | Intel Corporation | Semiconductor interconnect structures |
US9455224B2 (en) | 2012-12-04 | 2016-09-27 | Intel Corporation | Semiconductor interconnect structures |
US9064872B2 (en) | 2012-12-04 | 2015-06-23 | Intel Corporation | Semiconductor interconnect structures |
US20150076698A1 (en) * | 2013-09-17 | 2015-03-19 | Nanya Technology Corporation | Semiconductor device and method of fabricating the same |
US9418949B2 (en) * | 2013-09-17 | 2016-08-16 | Nanya Technology Corporation | Semiconductor device having voids between top metal layers of metal interconnects |
US9659886B2 (en) * | 2013-09-17 | 2017-05-23 | Nanya Technology Corporation | Method of fabricating semiconductor device having voids between top metal layers of metal interconnects |
US20160307859A1 (en) * | 2013-09-17 | 2016-10-20 | Nanya Technology Corporation | Semiconductor device and method of fabricating the same |
US9293388B2 (en) * | 2013-10-22 | 2016-03-22 | Globalfoundries Singapore Pte. Ltd. | Reliable passivation layers for semiconductor devices |
US20150108654A1 (en) * | 2013-10-22 | 2015-04-23 | Globalfoundries Singapore Pte. Ltd. | Reliable passivation layers for semiconductor devices |
US20160260665A1 (en) * | 2014-04-28 | 2016-09-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect Structure Having Air Gap and Method of Forming the Same |
US9754882B2 (en) * | 2014-04-28 | 2017-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure having air gap and method of forming the same |
US9343294B2 (en) * | 2014-04-28 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure having air gap and method of forming the same |
CN107665855A (en) * | 2016-07-27 | 2018-02-06 | 三星电子株式会社 | The method for manufacturing semiconductor devices |
US10541218B2 (en) * | 2016-11-29 | 2020-01-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layer structure and fabrication method therefor |
CN108122826A (en) * | 2016-11-29 | 2018-06-05 | 台湾积体电路制造股份有限公司 | The method for manufacturing semiconductor device |
US20180151525A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layer structure and fabrication method therefor |
TWI723205B (en) * | 2016-11-29 | 2021-04-01 | 台灣積體電路製造股份有限公司 | A method of manufacturing a semiconductor device |
US11373970B2 (en) | 2016-11-29 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having a redistribution line |
CN108321118A (en) * | 2018-04-04 | 2018-07-24 | 睿力集成电路有限公司 | The preparation method and semiconductor devices in conductive inter-level dielectric cavity |
CN113363238A (en) * | 2020-03-03 | 2021-09-07 | 南亚科技股份有限公司 | Semiconductor element and method for manufacturing the same |
WO2022006010A1 (en) * | 2020-06-30 | 2022-01-06 | Lam Research Corporation | Reducing intralevel capacitance in semiconductor devices |
US20220059534A1 (en) * | 2020-08-18 | 2022-02-24 | Samsung Electronics Co., Ltd. | Semiconductor device |
US11682673B2 (en) * | 2020-08-18 | 2023-06-20 | Samsung Electronics Co., Ltd. | Semiconductor device |
WO2022166117A1 (en) * | 2021-02-03 | 2022-08-11 | 长鑫存储技术有限公司 | Interconnection structure and preparation method therefor, and semiconductor structure |
WO2024011650A1 (en) * | 2022-07-12 | 2024-01-18 | 长鑫存储技术有限公司 | Semiconductor structure, and preparation method for semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
KR100286126B1 (en) | 2001-03-15 |
KR20000056157A (en) | 2000-09-15 |
US6399476B2 (en) | 2002-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6399476B2 (en) | Multilayer passivation process for forming air gaps within a dielectric between interconnections | |
US7662722B2 (en) | Air gap under on-chip passive device | |
US7332428B2 (en) | Metal interconnect structure and method | |
US6177329B1 (en) | Integrated circuit structures having gas pockets and method for forming integrated circuit structures having gas pockets | |
US6744090B2 (en) | Damascene capacitor formed in metal interconnection layer | |
US6984892B2 (en) | Semiconductor structure implementing low-K dielectric materials and supporting stubs | |
US6074942A (en) | Method for forming a dual damascene contact and interconnect | |
US20060060972A1 (en) | Semiconductor device having metal-insulator-metal capacitor and method for fabricating the same | |
US20050159012A1 (en) | Semiconductor interconnect structure | |
US20040251549A1 (en) | Hybrid copper/low k dielectric interconnect integration method and device | |
US7015133B2 (en) | Dual damascene structure formed of low-k dielectric materials | |
US6734097B2 (en) | Liner with poor step coverage to improve contact resistance in W contacts | |
US7244673B2 (en) | Integration film scheme for copper / low-k interconnect | |
US7741211B2 (en) | Method for manufacturing a semiconductor device | |
US6035530A (en) | Method of manufacturing interconnect | |
TW202038383A (en) | Semiconductor device and method of forming same | |
US20040130035A1 (en) | Method of forming copper interconnects | |
US7452804B2 (en) | Single damascene with disposable stencil and method therefore | |
US5880030A (en) | Unlanded via structure and method for making same | |
US6512260B2 (en) | Metal capacitor in damascene structures | |
US6586347B1 (en) | Method and structure to improve the reliability of multilayer structures of FSG (F-doped SiO2) dielectric layers and metal layers in semiconductor integrated circuits | |
US6346474B1 (en) | Dual damascene process | |
US6277755B1 (en) | Method for fabricating an interconnect | |
US6171956B1 (en) | Method for improving the thermal conductivity of metal lines in integrated circuits | |
CN108573912B (en) | Semiconductor structure and forming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JIN YANG;LEE, SI WOO;LEE, WON SEONG;AND OTHERS;REEL/FRAME:010373/0249;SIGNING DATES FROM 19991028 TO 19991029 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:025419/0975 Effective date: 20101026 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, CANADA Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276 N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196 Effective date: 20111223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638 Effective date: 20140101 |
|
AS | Assignment |
Owner name: CONVERSANT IP N.B. 276 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT IP N.B. 868 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS, INC., CANADA Free format text: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:046900/0136 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CPPIB CREDIT INVESTMENTS INC.;REEL/FRAME:054371/0157 Effective date: 20201028 |