US20010041434A1 - Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein - Google Patents

Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein Download PDF

Info

Publication number
US20010041434A1
US20010041434A1 US08/730,016 US73001696A US2001041434A1 US 20010041434 A1 US20010041434 A1 US 20010041434A1 US 73001696 A US73001696 A US 73001696A US 2001041434 A1 US2001041434 A1 US 2001041434A1
Authority
US
United States
Prior art keywords
layer
forming
gate insulating
insulating layer
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US08/730,016
Other versions
US6399466B2 (en
Inventor
Akihiro Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Assigned to SONY CORPORATION reassignment SONY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAKAMURA, AKIHIRO
Publication of US20010041434A1 publication Critical patent/US20010041434A1/en
Application granted granted Critical
Publication of US6399466B2 publication Critical patent/US6399466B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
    • H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
    • H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers

Definitions

  • the present invention relates to a method of manufacturing an electrically programmable non-volatile semiconductor memory device, more particularly a method of manufacturing a non-volatile semiconductor memory device with a threshold voltage which is controlled by impurity implantation in a channel region.
  • flash memory EEPROMs There are now mainly two types of flash memory EEPROMs.
  • One is the floating gate type flash EEPROM, which can erase and program data by controlling the charge stored in a floating gate formed between a gate insulating layer and a controlling gate via an insulating layer.
  • the other is the metal-oxide-nitride-oxide-semiconductor (MONOS) type flash EEPROM, which can erase and program data by controlling the charge stored in a gate insulating layer including a nitride layer.
  • MONOS metal-oxide-nitride-oxide-semiconductor
  • flash EEPROMs may be classified by the arrangement of the memory cell or the means for programming into a common-source, parallel-array type (NOR type), a separate-source, parallel-array type (AND type), a series type (NAND type), a divided-bit-line, parallel array type (DINOR type), and so on.
  • NOR type common-source, parallel-array type
  • AND type separate-source, parallel-array type
  • NAND type series type
  • DINOR type divided-bit-line, parallel array type
  • a flash memory requires implantation of impurities into a channel region in order to control the threshold voltage or to make a depletion mode transistor.
  • the impurities doped in the channel region are re-diffused by the heating process after forming the gate insulating layer, so the profile of the impurities is modified. This prevents the fabrication of high density memory devices.
  • a MONOS type flash memory in particular, requires a depletion mode transistor, so punch through occurs easily and makes fabrication of a high density memory device difficult.
  • An object of the present invention is to provide a method of manufacturing a nonvolatile semiconductor memory device which can maintain its impurity profile in its channel region and therefore enables fabrication of a high density memory device.
  • a method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode comprising the steps of forming the gate insulating layer on a semiconductor substrate, introducing an impurity into a channel region of the semiconductor substrate after forming the gate insulating layer, and forming a gate electrode on the gate insulating layer.
  • a method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode comprising the steps of forming the gate insulating layer on a semiconductor substrate, forming a polycrystalline silicon layer composed of the gate electrode on the gate insulating layer, and introducing an impurity into a channel region of the semiconductor substrate after forming the polycrystalline silicon layer.
  • FIG. 1 is a sectional view of a memory cell of a MONOS type non-volatile semiconductor memory device
  • FIGS. 2A to 2 I are sectional views of a memory cell of a MONOS type non-volatile semiconductor memory device at various stages of a manufacturing method in the related art
  • FIG. 3 is a view showing the impurity profile in the MONOS type non-volatile semiconductor memory device shown in FIGS. 2A to 2 I;
  • FIGS. 4A to 4 I are cross-sectional views of a memory cell of the MONOS type non-volatile semiconductor memory device shown in FIG. 1 at other stages of the manufacturing method according to the present invention.
  • FIG. 5 is a view showing the impurity profile in the MONOS type non-volatile semiconductor memory device shown in FIGS. 4A to 4 I.
  • FIG. 1 is a view showing the basic configuration of a MONOS type non-volatile semiconductor memory device.
  • the MONOS type non-volatile semiconductor memory device 10 has two n + diffusion regions 12 a , 12 b and two n ⁇ diffusion regions which serve as the source and drain in a semiconductor substrate, a gate insulating layer 14 formed on the substrate layer 11 , and a control gate 15 formed on the gate insulating layer 14 .
  • Side walls 16 are formed on each side of the control gate 15 and an insulating layer 17 covers the gate insulating layer 14 , control gate 15 , and side walls 16 .
  • Interconnections 19 a , 19 b composed of aluminum are connected to the n + diffusion regions 12 a , 12 b via contact holes 18 a , 18 b formed through the insulating layer 17 .
  • An n + impurity such as phosphorus is implanted in a channel region 11 A in the substrate 11 to control the threshold voltage or to create a depletion mode transistor.
  • reference numeral 20 shows a junction isolation area (LOCOS).
  • the gate insulating layer 14 is composed of a first oxide layer (tunnel oxide) 141 which is composed of SiO 2 , a silicon nitride (Si 3 N 4 ) layer 142 on the first oxide layer 141 , and a second oxide layer 143 which is composed of SiO 2 on the silicon nitride layer 142 .
  • the control gate 15 is composed of a polycrystalline silicon layer 151 and a refractory metal silicide layer 152 such as tungsten.
  • Data is stored in the MONOS type non-volatile semiconductor memory by the accumulation of a charge in the silicon nitride layer 142 of the gate insulating layer 14 .
  • the threshold voltage in the write and erase mode is controlled, that is, the amount of the charge is controlled, by changing the voltage applied to the control gate 15 .
  • a field oxide layer 20 is grown on the substrate 11 to a thickness of 400 nm by thermal oxidation of the substrate 11 at 950° C. for about 4 hours.
  • an n-type impurity such as phosphorus is implanted in the substrate 11 between the field oxide layers 20 .
  • a tunnel oxide layer 141 is grown to a thickness of 2 nm by thermal oxidation at 750° C. for about 1 minute.
  • a silicon nitride layer 142 is deposited on the tunnel oxide layer 141 to a thickness of 5 to 20 nm by low pressure chemical vapor deposition.
  • a top oxide layer 143 is formed to a thickness of 4 nm by thermal oxidation of the surface of the silicon nitride layer 142 , using, for example, pyrogenic oxide at 950° C. for 50 minutes.
  • a polycrystalline silicon layer 151 of the control gate 15 is deposited by the CVD method etc.
  • the thickness of the polycrystalline silicon layer 151 is not limited, but is preferably less than about 200 nm.
  • a tungsten silicide layer 152 is formed on the polycrystalline silicon layer 151 by the CVD method.
  • a mask 30 is formed on the area where the gate electrode is to be formed, then the control gate 15 is patterned in the shape of a gate electrode as shown in FIG. 2G by etching, using reactive ion etching (RIE) etc., the silicide layer 152 and the polycrystalline silicon layer 151 .
  • RIE reactive ion etching
  • n-type ions such as phosphorus (P) or arsenic (As) are implanted, whereby low impurity concentration regions 13 a , 13 b serving as the LDD are created.
  • a silicon oxide layer is deposited by CVD and etched by anisotropic etching, so side walls are formed beside the gate insulating layer 14 .
  • n + type ions such as phosphorus (P) or arsenic (As) are implanted at 25 keV at a dosage of 1 ⁇ 10 15 cm 2 to 5 ⁇ 10 15 /cm 2 , whereby high impurity concentration regions 13 a , 13 b serving as the source and drain are created.
  • contact holes 18 a , 18 b are formed through the insulating layer 17 to reach the n + diffusion regions 12 a , 12 b , and aluminum interconnections 19 a , 19 b are formed, whereby the non-volatile semiconductor memory device 10 as shown in FIG. 1 is completed.
  • the forming-annealing process is performed at 400° C. for about 60 minutes.
  • the method of manufacturing the MONOS type non-volatile semiconductor memory device shown in FIGS. 2A to 2 I has disadvantages, however. Since the impurities are implanted into the channel region 11 A before forming the gate insulating layer 14 , the impurity profile of the channel region may become distorted as shown in FIG. 3 due to the heat process for forming the gate insulating layer 14 .
  • the top oxide layer 143 of the gate insulating layer 14 is formed by thermal oxidation of the silicon nitride layer 142 .
  • the thickness of the top oxide layer 143 must be about 2 to 6 nm in a MONOS type non-volatile semiconductor memory device.
  • the heat process to produce the top oxide layer 143 should processing at 950° C. for 30 to 80 minutes. It is necessary to maintain the impurity profile in the channel region 11 A in the case of a semiconductor device having fine dimensions, but the profile may become distorted when forming the top oxide layer 143 . This prevents the formation of a high density memory device.
  • a MONOS type in particular requires a depletion type transistor, so punch-through occurs easily and reduction of the cell size is harder than another type of memory device.
  • a field oxide layer 20 is formed on the substrate 11 to a thickness of 400 nm by thermal oxidation of the substrate 11 at 950° C. for about 4 hours.
  • a tunnel oxide layer 141 is grown to a thickness of 2 nm by thermal oxidation at 7504° C. for about 1 minute.
  • a silicon nitride layer 142 is deposited on the tunnel oxide layer 141 to a thickness of 5 to 20 nm by low pressure chemical vapor deposition.
  • a top oxide layer 143 is formed to a thickness of 4 nm by thermal oxidation for oxidizing the surface of the silicon nitride layer 142 using for example pyrogenic oxide at 950° C. for 50 minutes.
  • the polycrystalline silicon layer 151 of the control gate 15 is formed by CVD etc.
  • the thickness of the polycrystalline silicon layer 151 is not limited, but preferably is less than about 200 nm.
  • an impurity such as phosphorus is implanted at a dosage of 3.0 ⁇ 10 12 /cm 2 at an energy of 35 keV in the substrate 11 between the field oxide layers 20 .
  • a tungsten silicide layer 152 is formed on the polycrystalline silicon layer 151 by CVD.
  • a mask 30 is formed on the area where the gate electrode is to be formed, then the control gate 15 is patterned in the shape of a gate electrode as shown in FIG. 4G by etching the silicide layer 152 and the polycrystalline silicon layer 151 using for example RIE.
  • n-type ions such as phosphorus (P) or arsenic (As) are implanted, whereby low impurity concentration regions 13 a , 13 b serving as LDD are formed.
  • a silicon oxide layer is deposited by CVD and etched by anisotropic etching, whereby side walls 16 a , 16 b are formed on each side of the gate insulating layer 14 .
  • n + type ions such as phosphorus (P) or arsenic (As) are implanted at 25 keV at a dosage of 1 ⁇ 10 15 to 5.0 ⁇ 10 15 /cm 2 , whereby high impurity concentration regions 12 a , 12 b serving as the source and drain are created.
  • an insulating layer 17 is formed on the surface of the substrate, contact holes 18 a , 18 b are formed through the insulating layer 17 to reach the n + diffusion regions 12 a , 12 b , and aluminum interconnections 19 a , 19 b are formed, thereby completing the non-volatile semiconductor memory device 10 as shown in FIG. 1.
  • a forming-annealing process is performed at 400° C. for about 60 minutes.
  • the MONOS type non-volatile semiconductor memory device fabricated as described above maintains its impurity profile as shown in FIG. 5 and includes the impurity in its gate insulating layer 14 at a concentration of 1 ⁇ 10 17 to 1 ⁇ 10 18 /cm 3 in contrast with the device of a related art shown in FIG. 3.
  • the MONOS type non-volatile semiconductor memory device fabricated by the process described in FIGS. 4A to 4 I displays the same data retention as the MONOS type non-volatile semiconductor memory device fabricated by the process described in FIGS. 2A to 2 I.
  • an impurity is implanted in the channel region 11 A after forming the gate insulating layer 14 and the polycrystalline silicon layer 151 constituting the control gate 15 , so this MONOS type non-volatile semiconductor memory device has the advantages that the impurity profile in the channel region 11 A can be maintained and the size of the memory cells can be reduced.
  • the impurity is introduced into the channel region 11 A after forming the polycrystalline silicon layer 151 , so a hydrofluoric acid solution can be used for later cleaning and contamination with organic compounds and heavy metals can be avoided.
  • the silicon nitride layer 142 sustains damage by the ion implantation etc., which increases the traps in the silicon nitride layer 142 .
  • the impurity implantation was conducted after forming the gate insulating layer 14 , but this can also be done after forming the polycrystalline silicon layer 151 constituting the gate electrode 15 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

A method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode, comprising the steps of forming the gate insulating layer on a semiconductor substrate, introducing an impurity into a channel region of the semiconductor substrate after forming the gate insulating layer, or forming a gate electrode on the gate insulating layer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a method of manufacturing an electrically programmable non-volatile semiconductor memory device, more particularly a method of manufacturing a non-volatile semiconductor memory device with a threshold voltage which is controlled by impurity implantation in a channel region. [0002]
  • 2. Description of the Related Art [0003]
  • In recent years, there has been much activity in development of flash EEPROMs. There are now mainly two types of flash memory EEPROMs. One is the floating gate type flash EEPROM, which can erase and program data by controlling the charge stored in a floating gate formed between a gate insulating layer and a controlling gate via an insulating layer. [0004]
  • The other is the metal-oxide-nitride-oxide-semiconductor (MONOS) type flash EEPROM, which can erase and program data by controlling the charge stored in a gate insulating layer including a nitride layer. [0005]
  • Further, flash EEPROMs may be classified by the arrangement of the memory cell or the means for programming into a common-source, parallel-array type (NOR type), a separate-source, parallel-array type (AND type), a series type (NAND type), a divided-bit-line, parallel array type (DINOR type), and so on. [0006]
  • A flash memory requires implantation of impurities into a channel region in order to control the threshold voltage or to make a depletion mode transistor. However, the impurities doped in the channel region are re-diffused by the heating process after forming the gate insulating layer, so the profile of the impurities is modified. This prevents the fabrication of high density memory devices. [0007]
  • A MONOS type flash memory, in particular, requires a depletion mode transistor, so punch through occurs easily and makes fabrication of a high density memory device difficult. [0008]
    • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a method of manufacturing a nonvolatile semiconductor memory device which can maintain its impurity profile in its channel region and therefore enables fabrication of a high density memory device. [0009]
  • According to one aspect of the present invention, there is provided a method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode, comprising the steps of forming the gate insulating layer on a semiconductor substrate, introducing an impurity into a channel region of the semiconductor substrate after forming the gate insulating layer, and forming a gate electrode on the gate insulating layer. [0010]
  • According to another aspect of the present invention, there is provided a method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode, comprising the steps of forming the gate insulating layer on a semiconductor substrate, forming a polycrystalline silicon layer composed of the gate electrode on the gate insulating layer, and introducing an impurity into a channel region of the semiconductor substrate after forming the polycrystalline silicon layer.[0011]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and other objects and features of the present invention will become clear from the following description of the present invention referring to the accompanying drawings, in which: [0012]
  • FIG. 1 is a sectional view of a memory cell of a MONOS type non-volatile semiconductor memory device; [0013]
  • FIGS. 2A to [0014] 2I are sectional views of a memory cell of a MONOS type non-volatile semiconductor memory device at various stages of a manufacturing method in the related art;
  • FIG. 3 is a view showing the impurity profile in the MONOS type non-volatile semiconductor memory device shown in FIGS. 2A to [0015] 2I;
  • FIGS. 4A to [0016] 4I are cross-sectional views of a memory cell of the MONOS type non-volatile semiconductor memory device shown in FIG. 1 at other stages of the manufacturing method according to the present invention; and
  • FIG. 5 is a view showing the impurity profile in the MONOS type non-volatile semiconductor memory device shown in FIGS. 4A to [0017] 4I.
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Before describing the preferred embodiments of the present invention, the related arts will be described for background with reference to the drawings. [0018]
  • FIG. 1 is a view showing the basic configuration of a MONOS type non-volatile semiconductor memory device. [0019]
  • As shown in FIG. 1, the MONOS type non-volatile [0020] semiconductor memory device 10 has two n+ diffusion regions 12 a, 12 b and two n− diffusion regions which serve as the source and drain in a semiconductor substrate, a gate insulating layer 14 formed on the substrate layer 11, and a control gate 15 formed on the gate insulating layer 14. Side walls 16 are formed on each side of the control gate 15 and an insulating layer 17 covers the gate insulating layer 14, control gate 15, and side walls 16. Interconnections 19 a, 19 b composed of aluminum are connected to the n+ diffusion regions 12 a, 12 b via contact holes 18 a, 18 b formed through the insulating layer 17. An n+ impurity such as phosphorus is implanted in a channel region 11A in the substrate 11 to control the threshold voltage or to create a depletion mode transistor. In FIG. 1, reference numeral 20 shows a junction isolation area (LOCOS).
  • The [0021] gate insulating layer 14 is composed of a first oxide layer (tunnel oxide) 141 which is composed of SiO2, a silicon nitride (Si3N4) layer 142 on the first oxide layer 141, and a second oxide layer 143 which is composed of SiO2 on the silicon nitride layer 142.
  • The [0022] control gate 15 is composed of a polycrystalline silicon layer 151 and a refractory metal silicide layer 152 such as tungsten.
  • Data is stored in the MONOS type non-volatile semiconductor memory by the accumulation of a charge in the [0023] silicon nitride layer 142 of the gate insulating layer 14. The threshold voltage in the write and erase mode is controlled, that is, the amount of the charge is controlled, by changing the voltage applied to the control gate 15.
  • Next, referring to FIGS. 2A to [0024] 2I, a method of manufacturing the MONOS non-volatile semiconductor device 10 described above as a related art will be explained.
  • First, as shown in FIG. 2A, a [0025] field oxide layer 20 is grown on the substrate 11 to a thickness of 400 nm by thermal oxidation of the substrate 11 at 950° C. for about 4 hours.
  • Next, an n-type impurity such as phosphorus is implanted in the [0026] substrate 11 between the field oxide layers 20.
  • The oxide layer on the [0027] substrate 11 between the field oxide layers 20 is removed, then a tunnel oxide layer 141 is grown to a thickness of 2 nm by thermal oxidation at 750° C. for about 1 minute.
  • As shown in FIG. 2B, a [0028] silicon nitride layer 142 is deposited on the tunnel oxide layer 141 to a thickness of 5 to 20 nm by low pressure chemical vapor deposition.
  • Next, as shown in FIG. 2C, a [0029] top oxide layer 143 is formed to a thickness of 4 nm by thermal oxidation of the surface of the silicon nitride layer 142, using, for example, pyrogenic oxide at 950° C. for 50 minutes.
  • Next, as shown in FIG. 2D, a [0030] polycrystalline silicon layer 151 of the control gate 15 is deposited by the CVD method etc. The thickness of the polycrystalline silicon layer 151 is not limited, but is preferably less than about 200 nm.
  • As shown in FIG. 2E, after forming the [0031] polycrystalline silicon layer 151, a tungsten silicide layer 152 is formed on the polycrystalline silicon layer 151 by the CVD method.
  • Next, as shown in FIG. 2F, a [0032] mask 30 is formed on the area where the gate electrode is to be formed, then the control gate 15 is patterned in the shape of a gate electrode as shown in FIG. 2G by etching, using reactive ion etching (RIE) etc., the silicide layer 152 and the polycrystalline silicon layer 151.
  • Next, as shown in FIG. 2H, n-type ions (n[0033] −) such as phosphorus (P) or arsenic (As) are implanted, whereby low impurity concentration regions 13 a, 13 b serving as the LDD are created. Then a silicon oxide layer is deposited by CVD and etched by anisotropic etching, so side walls are formed beside the gate insulating layer 14.
  • n[0034] + type ions such as phosphorus (P) or arsenic (As) are implanted at 25 keV at a dosage of 1×1015 cm2 to 5×1015/cm2, whereby high impurity concentration regions 13 a, 13 b serving as the source and drain are created.
  • Then annealing is performed to activate the impurities. [0035]
  • Next, as shown in FIG. 2I, after forming the insulating [0036] layer 17 on the surface of the substrate, contact holes 18 a, 18 b are formed through the insulating layer 17 to reach the n+ diffusion regions 12 a, 12 b, and aluminum interconnections 19 a, 19 b are formed, whereby the non-volatile semiconductor memory device 10 as shown in FIG. 1 is completed.
  • The forming-annealing process is performed at 400° C. for about 60 minutes. [0037]
  • The method of manufacturing the MONOS type non-volatile semiconductor memory device shown in FIGS. 2A to [0038] 2I has disadvantages, however. Since the impurities are implanted into the channel region 11A before forming the gate insulating layer 14, the impurity profile of the channel region may become distorted as shown in FIG. 3 due to the heat process for forming the gate insulating layer 14.
  • This disadvantage will be explained in more detail as follows. The [0039] top oxide layer 143 of the gate insulating layer 14 is formed by thermal oxidation of the silicon nitride layer 142. The thickness of the top oxide layer 143 must be about 2 to 6 nm in a MONOS type non-volatile semiconductor memory device. The heat process to produce the top oxide layer 143 should processing at 950° C. for 30 to 80 minutes. It is necessary to maintain the impurity profile in the channel region 11A in the case of a semiconductor device having fine dimensions, but the profile may become distorted when forming the top oxide layer 143. This prevents the formation of a high density memory device.
  • A MONOS type in particular requires a depletion type transistor, so punch-through occurs easily and reduction of the cell size is harder than another type of memory device. [0040]
  • Next, a preferred embodiment of method of manufacturing a MONOS type semiconductor memory device according to the present invention will be described with reference to FIGS. 4A to [0041] 4I.
  • First, as shown in FIG. 4A, a [0042] field oxide layer 20 is formed on the substrate 11 to a thickness of 400 nm by thermal oxidation of the substrate 11 at 950° C. for about 4 hours.
  • The oxide layer on the surface of the [0043] substrate 11 between the field oxide layers 20 is removed, then a tunnel oxide layer 141 is grown to a thickness of 2 nm by thermal oxidation at 7504° C. for about 1 minute.
  • As shown in FIG. 4B, a [0044] silicon nitride layer 142 is deposited on the tunnel oxide layer 141 to a thickness of 5 to 20 nm by low pressure chemical vapor deposition.
  • Next, as shown in FIG. 4C, a [0045] top oxide layer 143 is formed to a thickness of 4 nm by thermal oxidation for oxidizing the surface of the silicon nitride layer 142 using for example pyrogenic oxide at 950° C. for 50 minutes.
  • Next, as shown in FIG. 4D, the [0046] polycrystalline silicon layer 151 of the control gate 15 is formed by CVD etc. The thickness of the polycrystalline silicon layer 151 is not limited, but preferably is less than about 200 nm.
  • Next, an impurity such as phosphorus is implanted at a dosage of 3.0×10[0047] 12/cm2 at an energy of 35 keV in the substrate 11 between the field oxide layers 20.
  • As shown in FIG. 4E, a [0048] tungsten silicide layer 152 is formed on the polycrystalline silicon layer 151 by CVD.
  • Next, as shown in FIG. 4F, a [0049] mask 30 is formed on the area where the gate electrode is to be formed, then the control gate 15 is patterned in the shape of a gate electrode as shown in FIG. 4G by etching the silicide layer 152 and the polycrystalline silicon layer 151 using for example RIE.
  • Next, as shown in FIG. 4H, n-type ions (n[0050] −) such as phosphorus (P) or arsenic (As) are implanted, whereby low impurity concentration regions 13 a, 13 b serving as LDD are formed. Then, a silicon oxide layer is deposited by CVD and etched by anisotropic etching, whereby side walls 16 a, 16 b are formed on each side of the gate insulating layer 14.
  • n[0051] + type ions such as phosphorus (P) or arsenic (As) are implanted at 25 keV at a dosage of 1×1015 to 5.0×1015/cm2, whereby high impurity concentration regions 12 a, 12 b serving as the source and drain are created.
  • Then, annealing is performed to activate the impurities. [0052]
  • Next, as shown in FIG. 4I, an insulating [0053] layer 17 is formed on the surface of the substrate, contact holes 18 a, 18 b are formed through the insulating layer 17 to reach the n+ diffusion regions 12 a, 12 b, and aluminum interconnections 19 a, 19 b are formed, thereby completing the non-volatile semiconductor memory device 10 as shown in FIG. 1.
  • A forming-annealing process is performed at 400° C. for about 60 minutes. [0054]
  • The MONOS type non-volatile semiconductor memory device fabricated as described above maintains its impurity profile as shown in FIG. 5 and includes the impurity in its [0055] gate insulating layer 14 at a concentration of 1×1017 to 1×1018/cm3 in contrast with the device of a related art shown in FIG. 3.
  • The MONOS type non-volatile semiconductor memory device fabricated by the process described in FIGS. 4A to [0056] 4I displays the same data retention as the MONOS type non-volatile semiconductor memory device fabricated by the process described in FIGS. 2A to 2I.
  • As described above, according to the embodiment shown in FIGS. 4A to [0057] 4I, an impurity is implanted in the channel region 11A after forming the gate insulating layer 14 and the polycrystalline silicon layer 151 constituting the control gate 15, so this MONOS type non-volatile semiconductor memory device has the advantages that the impurity profile in the channel region 11A can be maintained and the size of the memory cells can be reduced.
  • In addition, the impurity is introduced into the channel region [0058] 11A after forming the polycrystalline silicon layer 151, so a hydrofluoric acid solution can be used for later cleaning and contamination with organic compounds and heavy metals can be avoided.
  • Further, there is the advantage that the [0059] silicon nitride layer 142 sustains damage by the ion implantation etc., which increases the traps in the silicon nitride layer 142.
  • In the above embodiment, the impurity implantation was conducted after forming the [0060] gate insulating layer 14, but this can also be done after forming the polycrystalline silicon layer 151 constituting the gate electrode 15.
  • Note that the present invention is not limited to the above embodiments and can be modified in various ways within the scope of the present invention. [0061]

Claims (12)

What is claimed is:
1. A method of manufacturing a non-volatile semiconductor memory device, including the steps of forming a gate insulating layer on a semiconductor substrate, forming a gate electrode on the gate insulating layer and introducing impurities into a channel region in a surface area of the semiconductor substrate beneath the gate insulating layer, characterized in that
in the step of forming the gate insulating layer, a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer are formed and stacked in that order,
after the step of forming the gate insulating layer, the step of introducing impurities is carried out.
2. A method according to
claim 1
, further comprising a step of forming a refractory metal silicide layer on the polycrystalline silicon layer to form a gate electrode.
3. A method of forming a non-volatile semiconductor memory device, according to
claim 1
, wherein said second oxide layer is formed by a thermal oxidation process on a surface of the silicon nitride layer.
4. A method of manufacturing a non-volatile semiconductor memory device, including the steps of forming a gate insulating layer on a semiconductor substrate, forming a polycrystalline silicon layer on the gate insulating layer and introducing impurities into a channel region in a surface area of the semiconductor substrate beneath the gate insulating layer, characterized in that
in the step of forming the gate insulating layer, a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer are formed and stacked in that order,
after the step of forming the polycrystalline silicon layer, the step of introducing impuritis is carried out.
5. A method according to
claim 4
, further comprising a step of forming a refractory metal silicide layer on the polycrystalline silicon layer to form a gate electrode.
6. A method of forming a non-volatile semiconductor memory device, according to
claim 4
, wherein said second oxide layer is formed by a thermal oxidation process on a surface of the silicon nitride layer.
7. A method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer including a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer, and a gate electrode, comprising the steps of
forming the gate insulating layer on a semiconductor substrate,
introducing an impurity into a channel region of the semiconductor substrate after forming the gate insulating layer, and
forming a gate electrode on the gate insulating layer.
8. A method according to
claim 7
, further comprising a step of forming a refractory metal silicide layer on the polycrystalline silicon layer to form a gate electrode.
9. A method according to 7, wherein said second silicon oxide layer is formed by oxidizing the silicon nitride layer.
10. A method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer including a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer, and a gate electrode, comprising the steps of
forming the gate insulating layer on a semiconductor substrate,
forming a polycrystalline silicon layer composed of the gate electrode on the gate insulating layer, and
introducing an impurity into a channel region of the semiconductor substrate after forming the polycrystalline silicon layer.
11. A method according to
claim 10
, further comprising a step of forming a refractory metal silicide layer on the polycrystalline silicon layer to form a gate electrode.
12. A method according to
claim 10
, wherein said second silicon oxide layer is formed by oxidizing the silicon nitride layer.
US08/730,016 1995-10-13 1996-10-11 Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein Expired - Fee Related US6399466B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP26583495A JP3399186B2 (en) 1995-10-13 1995-10-13 Manufacturing method of nonvolatile semiconductor memory device
JP7-265834 1995-10-13
JPP07-265834 1995-10-13

Publications (2)

Publication Number Publication Date
US20010041434A1 true US20010041434A1 (en) 2001-11-15
US6399466B2 US6399466B2 (en) 2002-06-04

Family

ID=17422713

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/730,016 Expired - Fee Related US6399466B2 (en) 1995-10-13 1996-10-11 Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein

Country Status (2)

Country Link
US (1) US6399466B2 (en)
JP (1) JP3399186B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6593187B1 (en) * 2001-08-27 2003-07-15 Taiwan Semiconductor Manufacturing Company Method to fabricate a square poly spacer in flash
US20040069990A1 (en) * 2002-10-15 2004-04-15 Matrix Semiconductor, Inc. Thin film transistor with metal oxide layer and method of making same
US20050023644A1 (en) * 2001-11-07 2005-02-03 Denso Corporation Stabilization in device characteristics of a bipolar transistor that is included in a semiconductor device with a CMOSFET
WO2006076625A1 (en) * 2005-01-12 2006-07-20 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW488064B (en) * 1999-03-08 2002-05-21 Toshiba Corp Nonvolatile semiconductor device and manufacturing method, nonvolatile semiconductor memory device and manufacturing method, and semiconductor memory device mixed with nonvolatile and volatile semiconductor memory devices and manufacturing method
JP3973819B2 (en) 1999-03-08 2007-09-12 株式会社東芝 Semiconductor memory device and manufacturing method thereof
JP4058232B2 (en) * 2000-11-29 2008-03-05 株式会社ルネサステクノロジ Semiconductor device and IC card
US6458661B1 (en) * 2001-06-18 2002-10-01 Macronix International Co., Ltd. Method of forming NROM
KR100395755B1 (en) * 2001-06-28 2003-08-21 삼성전자주식회사 Non-volatile memory device and method of fabricating the same
US6812491B2 (en) * 2002-03-22 2004-11-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor memory cell and semiconductor memory device
KR100432888B1 (en) * 2002-04-12 2004-05-22 삼성전자주식회사 Non-volitile memory device and method thereof
JP2004039866A (en) 2002-07-03 2004-02-05 Toshiba Corp Semiconductor device and its manufacturing method
KR100504691B1 (en) * 2003-01-10 2005-08-03 삼성전자주식회사 Non-volatile memory device having a charge strage insulator and method of fabricating the same
JP2006319082A (en) * 2005-05-12 2006-11-24 Sony Corp Nonvolatile semiconductor memory device
JP2007103764A (en) * 2005-10-06 2007-04-19 Sharp Corp Semiconductor memory device and its manufacturing method
JP5040676B2 (en) * 2008-01-21 2012-10-03 富士通セミコンダクター株式会社 Semiconductor memory device
US8441063B2 (en) * 2010-12-30 2013-05-14 Spansion Llc Memory with extended charge trapping layer

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2926874A1 (en) * 1979-07-03 1981-01-22 Siemens Ag METHOD FOR PRODUCING LOW-RESISTANT, DIFFUSED AREAS IN SILICON GATE TECHNOLOGY
US4313782A (en) * 1979-11-14 1982-02-02 Rca Corporation Method of manufacturing submicron channel transistors
US4441247A (en) * 1981-06-29 1984-04-10 Intel Corporation Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate
EP0173953B1 (en) * 1984-08-28 1991-07-17 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device having a gate electrode
US5168334A (en) * 1987-07-31 1992-12-01 Texas Instruments, Incorporated Non-volatile semiconductor memory
US5399514A (en) * 1990-04-24 1995-03-21 Seiko Epson Corporation Method for manufacturing improved lightly doped diffusion (LDD) semiconductor device
US5147813A (en) * 1990-08-15 1992-09-15 Intel Corporation Erase performance improvement via dual floating gate processing
JP2976585B2 (en) * 1991-05-10 1999-11-10 ソニー株式会社 Method for manufacturing semiconductor device
JP3277533B2 (en) * 1992-01-08 2002-04-22 ソニー株式会社 Method for manufacturing semiconductor device
US5324675A (en) * 1992-03-31 1994-06-28 Kawasaki Steel Corporation Method of producing semiconductor devices of a MONOS type
JPH05304277A (en) * 1992-04-28 1993-11-16 Rohm Co Ltd Manufacture of semiconductor device
EP0597124B1 (en) * 1992-05-29 1998-12-09 Citizen Watch Co. Ltd. Method of fabricating a semiconductor nonvolatile storage device
US5436481A (en) * 1993-01-21 1995-07-25 Nippon Steel Corporation MOS-type semiconductor device and method of making the same
JPH07335883A (en) * 1994-06-15 1995-12-22 Toshiba Corp Manufacture of semiconductor device
US5661071A (en) * 1996-04-01 1997-08-26 Chartered Semiconductor Manufacturing Pte Ltd Method of making an antifuse cell with tungsten silicide electrode
US5668065A (en) * 1996-08-01 1997-09-16 Winbond Electronics Corp. Process for simultaneous formation of silicide-based self-aligned contacts and local interconnects

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6593187B1 (en) * 2001-08-27 2003-07-15 Taiwan Semiconductor Manufacturing Company Method to fabricate a square poly spacer in flash
US20050023644A1 (en) * 2001-11-07 2005-02-03 Denso Corporation Stabilization in device characteristics of a bipolar transistor that is included in a semiconductor device with a CMOSFET
US20040069990A1 (en) * 2002-10-15 2004-04-15 Matrix Semiconductor, Inc. Thin film transistor with metal oxide layer and method of making same
US6858899B2 (en) 2002-10-15 2005-02-22 Matrix Semiconductor, Inc. Thin film transistor with metal oxide layer and method of making same
WO2006076625A1 (en) * 2005-01-12 2006-07-20 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same
GB2437447A (en) * 2005-01-12 2007-10-24 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same
GB2437447B (en) * 2005-01-12 2008-07-16 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same
US8125018B2 (en) 2005-01-12 2012-02-28 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same
DE112006000208B4 (en) * 2005-01-12 2014-04-03 Spansion Llc Memory device with trapezoidal bitlines and method of making the same, and array of memory elements
US8957472B2 (en) 2005-01-12 2015-02-17 Spansion Llc Memory device having trapezoidal bitlines and method of fabricating same

Also Published As

Publication number Publication date
JP3399186B2 (en) 2003-04-21
US6399466B2 (en) 2002-06-04
JPH09116032A (en) 1997-05-02

Similar Documents

Publication Publication Date Title
US6177318B1 (en) Integration method for sidewall split gate monos transistor
US6486028B1 (en) Method of fabricating a nitride read-only-memory cell vertical structure
EP1399965B1 (en) Isolation of sonos devices
US6489649B2 (en) Semiconductor device having nonvolatile memory and method of manufacturing thereof
US7663176B2 (en) Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
CN100447988C (en) Semiconductor device and method for manufacturing the same
US7390718B2 (en) SONOS embedded memory with CVD dielectric
US6399466B2 (en) Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein
KR100642898B1 (en) Transistor of semiconductor device and mathod for manufacturing the same
KR100414562B1 (en) Method of manufacturing a nonvolatile memory cell
KR100349789B1 (en) Semiconductor integrated circuit device and its manufacturing method
US7190021B2 (en) Non-volatile memory device having improved programming and erasing characteristics and method of fabricating the same
US5915178A (en) Method for improving the endurance of split gate flash EEPROM devices via the addition of a shallow source side implanted region
US20020022322A1 (en) Triple self-aligned split-gate non-volatile memory device
US7741179B2 (en) Method of manufacturing flash semiconductor device
US6806143B2 (en) Self-aligned source pocket for flash memory cells
US4735919A (en) Method of making a floating gate memory cell
US20070200165A1 (en) Floating gate, a nonvolatile memory device including the floating gate and method of fabricating the same
US6025229A (en) Method of fabricating split-gate source side injection flash memory array
US7060627B2 (en) Method of decreasing charging effects in oxide-nitride-oxide (ONO) memory arrays
US20020000605A1 (en) Method of fabricating high-coupling ratio split gate flash memory cell array
US20030011018A1 (en) Flash floating gate using epitaxial overgrowth
KR100209338B1 (en) Method for manufacturing non-voltile semiconductor memory device
EP1338037A1 (en) Planar structure and methods of fabricating non-volatile memory devices
JPH09326446A (en) Semiconductor storage device and its manufacture

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NAKAMURA, AKIHIRO;REEL/FRAME:008357/0361

Effective date: 19970129

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20060604