US20010040521A1 - Pulse width modulation for low power high efficiency codecs - Google Patents
Pulse width modulation for low power high efficiency codecs Download PDFInfo
- Publication number
- US20010040521A1 US20010040521A1 US09/821,939 US82193901A US2001040521A1 US 20010040521 A1 US20010040521 A1 US 20010040521A1 US 82193901 A US82193901 A US 82193901A US 2001040521 A1 US2001040521 A1 US 2001040521A1
- Authority
- US
- United States
- Prior art keywords
- signal
- nodes
- generating
- avdd
- avss
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
- H03M1/822—Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
Definitions
- This invention relates in general to electronic circuits and, more particularly, to digital to analog converters.
- DACs Digital-to-analog converters
- a typical example of DAC use is in cellular telephones, where voice data is communicated digitally and converted to an analog signal to drive a speaker for output to the user.
- DACs are used in a wide range of applications in many different devices.
- a digital to analog converter comprises an amplifier circuit and a pulse width modulator.
- the pulse width modulator generates signals on first and second nodes of amplifier circuit to create a differential signal.
- Compensation circuitry generates an identical signal on said first and second nodes to obtain a desired common mode average signal between said first and second nodes, such that said differential signal is not affected.
- the present invention provides significant advantages over the prior art.
- the circuit design is simplified and the power consumed by the analog/digital converter is eliminated.
- Second, the compensation signals do not affect the differential signal, resulting in a pure signal.
- FIG. 1 is a block diagram of a prior art digital to analog converter
- FIG. 2 is a timing diagram for the digital to analog converter of FIG. 1;
- FIG. 3 is a timing diagram showing the differential and common mode voltages responsive to a signal on the bridge circuit of FIG. 1;
- FIG. 4 illustrates a block diagram of a preferred embodiment of a digital to analog converter using common mode compensation signaling
- FIGS. 5 through 7 illustrate timing diagrams associated with different operational modes of the digital to analog converter of FIG. 4.
- FIG. 8 illustrates a flow chart describing the operation of the common mode compensation circuitry.
- FIGS. 1 - 8 of the drawings like numerals being used for like elements of the various drawings.
- FIG. 1 illustrates a block diagram of a prior art digital to analog converter 10 coupled to a class-D amplifier.
- a digital input shown in FIG. 1 as a 16-bit, 40 kHz signal, is received by a multi-bit sigma-delta modulation circuit 12 .
- the sigma-delta modulator 12 outputs six bits (at 40 KHz) to a pulse width modulation (PWM) circuitry 14 .
- PWM 14 outputs a signal to a class D amplifier 16 .
- Class D amplifier 16 comprises two pairs of MOS transistors.
- the first pair comprises an n-channel transistor 18 having a first source/drain coupled to Avss, a gate coupled to a first output 20 of PWM 14 and a second source/drain coupled to a first source/drain of a p-channel transistor 22 .
- the gate of p-channel transistor 22 is coupled to a second output 23 of PWM 14 and the second source/drain of p-channel transistor 22 is coupled to Avdd.
- the second pair comprises an n-channel transistor 24 having a first source/drain coupled to Avss, a gate coupled to a third output 26 of PWM 14 and a second source/drain coupled to a first source/drain of a p-channel transistor 28 .
- the gate of p-channel transistor 28 is coupled to a fourth output 29 of PWM 14 and the second source/drain of p-channel transistor 22 is coupled to Avdd.
- the differential outputs at nodes A and B of class-D amplifier 16 are coupled to a low pass filter 34 , comprising capacitors 36 coupled to inductors 38 . Nodes outp and outm are outputs from the low pass filter 34 .
- the signal at outp and outm are fed back to PWM 14 , where they are returned to a digital signal by A/D (analog to digital) circuitry 35 .
- Pulse width modulation is a very well known method for conversion of audio signals into high-frequency pulses that vary in width with the audio-signal amplitude.
- the output of this modulator is used to drive two n- and two p-channel MOS transistors as shown in FIG. 1.
- FIG. 2 illustrates the bridge differential output (A-B) as a function of the value y(k).
- V ⁇ ( k ) ⁇ ⁇ Vref ⁇ ( 1 + y ⁇ ( k ) ) 2 - ⁇ ⁇ Vref ⁇ ( 1 - y ⁇ ( k ) ) 2
- V ⁇ ( k ) ( ( ⁇ - ⁇ ) 2 + ( a + ⁇ ) 2 ⁇ y ⁇ ( k ) ) ⁇ Vref
- V(k) contains no second-order nonlinear term. Therefore this PWM causes no harmonic distortion or quantization noise inter-modulation.
- FIG. 4 illustrates a DAC 40 using common mode compensation circuitry to reduce common mode variation by generating a signal that does not affect the differential signal, yet creates a zero-average common mode signal.
- the DAC 40 is similar to the DAC 10 of FIG. 1, except no feedback loop is used and hence, no A/D circuitry is required.
- PWM 14 includes common mode compensation circuitry 42 that generates a signal during times when no modulation signal is present from the PWM.
- the signal generated by the common mode compensation circuitry is a zero-averaging common mode signal that varies between Avss and Avdd with a frequency Fcomp equal to the circuit clock frequency Fcir divided by an integer Div, shown in greater detail hereinbelow.
- FIG. 5 illustrates a timing diagram of the DAC 40 in a first example, using a Div of “1” (i.e., the frequency of the common mode signal from the common mode compensation circuitry equals the circuit clock frequency).
- FIG. 5 illustrates the clock signals at nodes outp, outn, the differential signal outd (i.e., outp-outm) and the common mode signal outc (i.e., (outp+outm)/ 2 ).
- the differential signal outd will be zero, while the common mode signal outc will be either Avss (if outp and outm are both equal to Avss) or Avdd (if outp and outm are both equal to Avss).
- the common mode signal outc will have a value of (Avss+Avdd)/ 2 .
- the modulation from the common mode compensation circuitry 42 compensates for the four zero states by bypassing the bridge outputs and driving outp and outm to the opposite state from the outp and outc value causes the zero state (Avdd in FIG.
- the period from T 0 to T 0 is constant, as is the period from T 3 to T 4 , since states “ 1 ”. “ 2 ”, “ 3 ” and “ 4 ” have a constant duration.
- the non-zero states between T 1 and T 3 will vary with the input.
- the period from T 0 to T 1 varies inversely with the period from T 1 to T 3 to maintain a constant T 0 to T 0 period.
- outc can be described as:
- outc From T 3 to T 4 , outc can be described as:
- outc from T 0 to T 4 can be described as.
- the common mode signal from T 0 to T 1 (the full period of which is completed from T 4 to T 0 ) is a clock that varies between Avss and Avdd with a 50% duty cycle.
- This portion of the compensation signal will always result in a common mode signal having an average of (Avss+Avdd)/ 2 .
- the portion of the compensation signal from T 3 to T 4 together with the zero state portions of the actual data signal between T 1 and T 3 will always have a common mode signal having an average of (Avss+Avdd)/ 2 .
- the remaining portions of the common mode signal those associated with the non-zero states of the actual data signal between T 1 and T 3 , will always have a value of (Avss+Avdd)/ 2 . Accordingly, the common mode signal from T 0 to T 0 will always have an average of (Avss+Avdd)/ 2 . Consequently, the average common mode signal does not change from T 0 to T 0 and thus the common mode signal has a zero average.
- the modulation starts and ends at Avdd, as opposed to FIG. 5, where the modulation started and ended at Avss.
- the normal PWM signal at the bridge outputs A and B occurs.
- the modulation from the common mode compensation circuitry 42 compensates for these four states by bypassing the bridge outputs and driving outp and outm to the opposite state (Avss in FIG. 6) for a time period equal to the time period of states 1 - 4 . This compensation maintains the average value of the common mode signal.
- the modulator restarts the oscillation previously described in connection with the state between T 0 and T 1 .
- Div can be used to control power consumption levels.
- the third example, shown in FIG. 7, uses Div 3 .
- the PWM signal begins. From T 1 to T 3 , there are states when the bridge outputs outp and outm have the same value, equal to the last value before T 1 (Avdd in FIG. 7), shown in FIG. 7 as states “ 1 ”, “ 2 ”, and “ 3 ” and “ 4 ”. From T 3 through T 5 , the compensation is applied to outp and outm to produce a common mode average value of (Avdd+Avss)/ 2 . The portion of the compensation signal from T 3 to T 4 compensates for the zero-states between T 1 and T 3 . The portion of the compensation signal between T 4 and T 0 completes the compensation clock cycle started, but not completed, from T 0 to T 1 .
- ⁇ CM 01 3* (Avdd+Avss)+2* Avdd
- the common mode compensation circuitry causes the output to have a common mode average value equal to (Avdd+Avss)/ 2 . This is accomplished while maintaining the same differential mode voltage as shown in FIG. 1, which has no harmonic distortion or quantization noise intermodulation. This is accomplished without the use of network feedback to control the common mode voltage.
- FIG. 8 illustrates a flow chart describing the method of generating the signal to compensate errors.
- the compensation clock modulates outp and outc between Avdd and Avss (shown in FIGS. 5 - 7 as the period between T 0 and T 1 ).
- the normal PWM signal generates a differential signal on outp and outc.
- common mode errors are compensated by holding outp and outc at either Avdd or Avss (as necessary) for a predetermined time period.
- the compensation clock in step 50 did not complete its full period, the remainder of the period is generated, such that the common mode voltage average applicable to block 50 and block 56 is (Avdd+Avss)/ 2 .
- the operation of the common mode compensation circuitry 42 as shown in FIG. 8 could be implemented using a state machine.
- the present invention provides significant advantages over the prior art.
- the performance of the DAC is independent of non-ideal effects such as bridge asymmetric or low-pass LC filter asymmetric due to device non-idealities (R ⁇ 10%, L ⁇ 10%).
- the common mode noise is low in the in-band signal, so there is no impact on the bridge differential output.
- the bridge allows the generation of a differential mode signal with no harmonic distortion as a result of the non-existence of common mode noise in the audio frequency. Further, network feedback to control the common mode voltage is unnecessary.
- clock modulates outp and outc between Avdd and Avss (shown in FIGS. 5 - 7 as the period between T 0 and T 1 ).
- the normal PWM signal generates a differential signal on outp and outc.
- common mode errors are compensated by holding outp and outc at either Avdd or Avss (as necessary) for a predetermined time period.
- the compensation clock in step 50 did not complete its full period, the remainder of the period is generated, such that the common mode voltage average applicable to block 50 and block 56 is (Avdd+Avss)/ 2 .
- the operation of the common mode compensation circuitry 42 as shown in FIG. 8 could be implemented using a state machine.
- the present invention provides significant advantages over the prior art.
- the performance of the DAC is independent of non-ideal effects such as bridge asymmetric or low-pass LC filter asymmetric due to device non-idealities (R ⁇ 10%, L ⁇ 10%).
- the common mode noise is low in the in-band signal, so there is no impact on the bridge differential output.
- the bridge allows the generation of a differential mode signal with no harmonic distortion as a result of the non-existence of common mode noise in the audio frequency. Further, network feedback to control the common mode voltage is unnecessary.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
A digital to analog converter (40) includes a pulse width modulator (14) and a class-D amplifier (16). The class-D amplifier (16) includes a low pass filter (34). A differential signal is available from two nodes (outp, outm) on the amplifier. Common mode compensation circuitry (42) generates a compensation signal during periods where a PWM signal is not being generated to maintain a common mode average value of (Avdd +Avss)/2 from the nodes, without affecting the differential signal.
Description
- Not Applicable
- Not Applicable
- 1. Technical Field
- This invention relates in general to electronic circuits and, more particularly, to digital to analog converters.
- 2. Description of the Related Art
- Digital-to-analog converters (DACs) are used in many applications where data is processed in the digital domain and converted to the analog domain. A typical example of DAC use is in cellular telephones, where voice data is communicated digitally and converted to an analog signal to drive a speaker for output to the user. DACs are used in a wide range of applications in many different devices.
- In many applications, minimizing the consumption of power is extremely important since the device is powered by a battery. For portable devices such as cellular phones and portable audio equipment, a major selling factor is the size and weight of the device. Accordingly, the size, and hence the capacity, of the battery used to power the device is diminishing, while the appeal of longer battery life and output quality are increasing.
- Therefore, it is beneficial to use a highly efficient class-D amplifier stage in a DAC. Unfortunately, the modulation of the class-D amplifier stage by a pulse width modulation device (PWM) results in common mode noise generation. To compensate for the common mode noise, the prior art uses a feedback control system that requires conversion of the analog output of the class-D amplifier to a digital signal to be used in the PWM. This feedback system complicates the design and increases power requirements.
- Therefore, a need has arisen for a more efficient digital to analog converter, without sacrificing output quality.
- In the present invention, a digital to analog converter comprises an amplifier circuit and a pulse width modulator. The pulse width modulator generates signals on first and second nodes of amplifier circuit to create a differential signal. Compensation circuitry generates an identical signal on said first and second nodes to obtain a desired common mode average signal between said first and second nodes, such that said differential signal is not affected.
- The present invention provides significant advantages over the prior art. First, the analog/ digital converter is no longer needed, because feedback is not necessary for the compensation. Thus, the circuit design is simplified and the power consumed by the analog/digital converter is eliminated. Second, the compensation signals do not affect the differential signal, resulting in a pure signal.
- For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a block diagram of a prior art digital to analog converter;
- FIG. 2 is a timing diagram for the digital to analog converter of FIG. 1;
- FIG. 3 is a timing diagram showing the differential and common mode voltages responsive to a signal on the bridge circuit of FIG. 1;
- FIG. 4 illustrates a block diagram of a preferred embodiment of a digital to analog converter using common mode compensation signaling;
- FIGS. 5 through 7 illustrate timing diagrams associated with different operational modes of the digital to analog converter of FIG. 4; and
- FIG. 8 illustrates a flow chart describing the operation of the common mode compensation circuitry.
- The present invention is best understood in relation to FIGS.1-8 of the drawings, like numerals being used for like elements of the various drawings.
- FIG. 1 illustrates a block diagram of a prior art digital to
analog converter 10 coupled to a class-D amplifier. A digital input, shown in FIG. 1 as a 16-bit, 40 kHz signal, is received by a multi-bit sigma-delta modulation circuit 12. The sigma-delta modulator 12 outputs six bits (at 40 KHz) to a pulse width modulation (PWM)circuitry 14.PWM 14 outputs a signal to aclass D amplifier 16.Class D amplifier 16 comprises two pairs of MOS transistors. The first pair comprises an n-channel transistor 18 having a first source/drain coupled to Avss, a gate coupled to afirst output 20 ofPWM 14 and a second source/drain coupled to a first source/drain of a p-channel transistor 22. The gate of p-channel transistor 22 is coupled to asecond output 23 ofPWM 14 and the second source/drain of p-channel transistor 22 is coupled to Avdd. The second pair comprises an n-channel transistor 24 having a first source/drain coupled to Avss, a gate coupled to athird output 26 ofPWM 14 and a second source/drain coupled to a first source/drain of a p-channel transistor 28. The gate of p-channel transistor 28 is coupled to afourth output 29 ofPWM 14 and the second source/drain of p-channel transistor 22 is coupled to Avdd. The differential outputs at nodes A and B of class-D amplifier 16 are coupled to alow pass filter 34, comprisingcapacitors 36 coupled toinductors 38. Nodes outp and outm are outputs from thelow pass filter 34. The signal at outp and outm are fed back toPWM 14, where they are returned to a digital signal by A/D (analog to digital)circuitry 35. - Pulse width modulation is a very well known method for conversion of audio signals into high-frequency pulses that vary in width with the audio-signal amplitude. The output of this modulator is used to drive two n- and two p-channel MOS transistors as shown in FIG. 1.
- FIG. 2 illustrates the bridge differential output (A-B) as a function of the value y(k). The value y(k) is used here to simply describe the behavior of the modulator. If (A-B)=Vref at time t=kT, then y(k)=1 else if (A-B)=−Vref then y(k)=−1.
- Thus the average voltage V(k) can be denoted as:
- V(k)=αVref if y(k)=1
-
- The expression for V(k) contains no second-order nonlinear term. Therefore this PWM causes no harmonic distortion or quantization noise inter-modulation.
- This modulation described above is similar to most existing modulation methods. The problem is the common mode noise generation, (A+B)/2 in the audio signal frequency due to its non-zero average value (a zero-average common mode signal has a constant value for a common mode signal in the time domain or a zero-value in the frequency domain), as depicted in FIG. 3. As the input signal changes, the common mode signal changes as well, causing common mode variations and, hence, harmonic distortion. As shown in FIG. 1, existing solutions use a feedback network to return the outputs to an A/
D converter 35 to compensate this error in thePWM 14. The feedback network increases circuit complexity and also increases power requirements. - FIG. 4 illustrates a
DAC 40 using common mode compensation circuitry to reduce common mode variation by generating a signal that does not affect the differential signal, yet creates a zero-average common mode signal. TheDAC 40 is similar to theDAC 10 of FIG. 1, except no feedback loop is used and hence, no A/D circuitry is required. In this embodiment,PWM 14 includes commonmode compensation circuitry 42 that generates a signal during times when no modulation signal is present from the PWM. The signal generated by the common mode compensation circuitry is a zero-averaging common mode signal that varies between Avss and Avdd with a frequency Fcomp equal to the circuit clock frequency Fcir divided by an integer Div, shown in greater detail hereinbelow. - FIG. 5 illustrates a timing diagram of the
DAC 40 in a first example, using a Div of “1” (i.e., the frequency of the common mode signal from the common mode compensation circuitry equals the circuit clock frequency). FIG. 5 illustrates the clock signals at nodes outp, outn, the differential signal outd (i.e., outp-outm) and the common mode signal outc (i.e., (outp+outm)/2). - Between T0 and T1, outp and outm are modulated between Avdd and Avss at a clock rate Fcomp=Fcir by the common
mode compensation circuitry 42. Since the same signal is applied to both outp and outm, the differential signal outd remains at zero, just as in FIG. 3. From T1 to T3, the normal PWM signal at the bridge outputs A and B occurs. During this time, there are states (“zero” states) when the bridge outputs outp and outm have the same value, shown in FIG. 5 as states “1”, “2”, “3”, and “4”, equal to the last value before T1 (Avss in FIG. 5). During a zero state, the differential signal outd will be zero, while the common mode signal outc will be either Avss (if outp and outm are both equal to Avss) or Avdd (if outp and outm are both equal to Avss). Between the zero states are “non-zero” states where outp and outm have different states. For non-zero states, the common mode signal outc will have a value of (Avss+Avdd)/2. Between T3 and T4, the modulation from the commonmode compensation circuitry 42 compensates for the four zero states by bypassing the bridge outputs and driving outp and outm to the opposite state from the outp and outc value causes the zero state (Avdd in FIG. 5) for a time period equal to the time period of states 1-4. This compensation maintains the average value of the common mode signal, but does not affect the differential signal outd. After T4, the commonmode compensation circuitry 42 restarts the oscillation previously described in connection with the state between T0 and T1. - The period from T0 to T0 is constant, as is the period from T3 to T4, since states “1”. “2”, “3” and “4” have a constant duration. The non-zero states between T1 and T3 will vary with the input. Hence, the period from T0 to T1 varies inversely with the period from T1 to T3 to maintain a constant T0 to T0 period.
-
- Similarly, from T1 to T3, outc can be described as:
- ΣCM13=(Avdd+Avss)/2+Avss+(Avdd+Avss)/2+Avss+(Avdd+Avss)/2+Avss+(Avdd+Avss)/2+Avss=4* (Avss+Avdd)/2+4* Avss
- From T3 to T4, outc can be described as:
- ΣCM34=Avdd+Avdd+Avdd+Avdd=4*Avdd
- Accordingly, outc from T0 to T4 can be described as.
- ΣCM04=ΣCM01+ΣCM13+CM34=18* (Avdd+Avss)/2+Avss
- After T4, the algorithm continues. Since the value before T1 is Avss and Div=1, after T4, outc=Avdd. Accordingly, at the twentieth time sample, the common mode average value is:
- [[18* (Avdd+Avss)/2+Avss]+Avdd]/20=(Avdd+Avss)/2
- It can thus be seen that the common mode signal from T0 to T1 (the full period of which is completed from T4 to T0) is a clock that varies between Avss and Avdd with a 50% duty cycle. This portion of the compensation signal will always result in a common mode signal having an average of (Avss+Avdd)/2. The portion of the compensation signal from T3 to T4 together with the zero state portions of the actual data signal between T1 and T3 will always have a common mode signal having an average of (Avss+Avdd)/2. The remaining portions of the common mode signal, those associated with the non-zero states of the actual data signal between T1 and T3, will always have a value of (Avss+Avdd)/2. Accordingly, the common mode signal from T0 to T0 will always have an average of (Avss+Avdd)/2. Consequently, the average common mode signal does not change from T0 to T0 and thus the common mode signal has a zero average.
- FIG. 6 illustrates a second example with Div=1. Between T0 and T1, outp and outm are modulated by the common mode compensation circuitry between Avdd and Avss at a clock rate Fcomp=Fcir. In this case, the modulation starts and ends at Avdd, as opposed to FIG. 5, where the modulation started and ended at Avss. From T1 to T3, the normal PWM signal at the bridge outputs A and B occurs. During this time, there are states when the bridge outputs outp and outm have the same value, equal to the last value before T1 (Avdd in FIG. 6), again shown in FIG. 6 as states “1”, “2”, “3”, and “4”. Between T3 and T4, the modulation from the common
mode compensation circuitry 42 compensates for these four states by bypassing the bridge outputs and driving outp and outm to the opposite state (Avss in FIG. 6) for a time period equal to the time period of states 1-4. This compensation maintains the average value of the common mode signal. After T4, the modulator restarts the oscillation previously described in connection with the state between T0 and T1. -
- ΣCM13=(Avdd+avss)/2+Avdd+(Avdd+Avss)/2+Avdd +(Avdd+Avss)/2+Avdd+(Avdd+Avss)/2+Avdd =4* (Avss+Avdd)/2+4* Avdd
- ΣCM34=Avss+Avss+Avss+Avss=4* Avss
- ΣCM04=ΣCM01+ΣCM13+ΣCM34=18* (Avdd+Avss)/2+Avdd
- After T4, the algorithm continues, the value before T1 is Avdd so after
t 4 outc=Avss. At this time, number of samples is 20, so the common mode average value is: - [[18* (Avdd+Avss)/2+Avdd]+Avss]/20=(Avdd+Avss)/2
- Div can be used to control power consumption levels. The third example, shown in FIG. 7, uses Div=3.
- Between T0 and T1, outp and outm are modulated at a frequency Fcomp=Fcir/3. At T1, the PWM signal begins. From T1 to T3, there are states when the bridge outputs outp and outm have the same value, equal to the last value before T1 (Avdd in FIG. 7), shown in FIG. 7 as states “1”, “2”, and “3” and “4”. From T3 through T5, the compensation is applied to outp and outm to produce a common mode average value of (Avdd+Avss)/2. The portion of the compensation signal from T3 to T4 compensates for the zero-states between T1 and T3. The portion of the compensation signal between T4 and T0 completes the compensation clock cycle started, but not completed, from T0 to T1.
- The equations describing the behavior of the circuit are as follows:
- ΣCM01=3* (Avdd+Avss)+2* Avdd
- ΣCM13=(Avdd+Avss)/2+Avdd+(Avdd+Avss)/2+Avdd +(Avdd+Avss)/2+Avdd+(Avdd+Avss)/2+Avdd =4* (Avss+Avdd)/2+4* Avdd
- ΣCM34=Avss+Avss+Avss+Avss=4* Avss
- ΣCM45=Avdd
- ΣCM05=ΣCM01+ΣCM13+ΣCM34+ΣCM45 =18* (Avdd+Avss)/2+3* Avdd
- After T4, the algorithm continues, the value before T1 is 2* Avdd and Div=3, so after T4, outc=1*Avdd. From T5 to T6, outc=3*Avss, such that the overall clock modulation signal, T0 through T1 and T4 through T6 averages to (Avdd+Avss)/2. At this time, number of samples is 24, so the common mode average value is:
- [[18* (Avdd+Avss)/2+3* Avdd]+3* Avss]/24=(Avdd+Avss)/2
- Simulations have shown that increasing Div reduces power consumption and increases in-band noise.
- In each of the three examples, the common mode compensation circuitry causes the output to have a common mode average value equal to (Avdd+Avss)/2. This is accomplished while maintaining the same differential mode voltage as shown in FIG. 1, which has no harmonic distortion or quantization noise intermodulation. This is accomplished without the use of network feedback to control the common mode voltage.
- FIG. 8 illustrates a flow chart describing the method of generating the signal to compensate errors. In
block 50, the compensation clock modulates outp and outc between Avdd and Avss (shown in FIGS. 5-7 as the period between T0 and T1). Inblock 52, the normal PWM signal generates a differential signal on outp and outc. Inblock 54, common mode errors are compensated by holding outp and outc at either Avdd or Avss (as necessary) for a predetermined time period. Inblock 56, if the compensation clock instep 50 did not complete its full period, the remainder of the period is generated, such that the common mode voltage average applicable to block 50 and block 56 is (Avdd+Avss)/2. - As a result, the compensation clock of
blocks block 54 have a common mode average of (Avdd+Avss)/2. - In operation, the operation of the common
mode compensation circuitry 42 as shown in FIG. 8 could be implemented using a state machine. - The present invention provides significant advantages over the prior art. With an ideal Div value, the performance of the DAC is independent of non-ideal effects such as bridge asymmetric or low-pass LC filter asymmetric due to device non-idealities (R±10%, L±10%). The common mode noise is low in the in-band signal, so there is no impact on the bridge differential output. With this modulation method, the bridge allows the generation of a differential mode signal with no harmonic distortion as a result of the non-existence of common mode noise in the audio frequency. Further, network feedback to control the common mode voltage is unnecessary.
- Although the Detailed Description of the invention has been directed to certain exemplary embodiments, various modifications of these embodiments, as well as alternative embodiments, will be suggested to those skilled in the art. The invention encompasses any modifications or alternative embodiments that fall within the scope of the Claims. clock modulates outp and outc between Avdd and Avss (shown in FIGS.5-7 as the period between T0 and T1). In
block 52, the normal PWM signal generates a differential signal on outp and outc. Inblock 54, common mode errors are compensated by holding outp and outc at either Avdd or Avss (as necessary) for a predetermined time period. Inblock 56, if the compensation clock instep 50 did not complete its full period, the remainder of the period is generated, such that the common mode voltage average applicable to block 50 and block 56 is (Avdd+Avss)/2. - As a result, the compensation clock of
blocks block 54 have a common mode average of (Avdd+Avss)/2. - In operation, the operation of the common
mode compensation circuitry 42 as shown in FIG. 8 could be implemented using a state machine. - The present invention provides significant advantages over the prior art. With an ideal Div value, the performance of the DAC is independent of non-ideal effects such as bridge asymmetric or low-pass LC filter asymmetric due to device non-idealities (R±10%, L±10%). The common mode noise is low in the in-band signal, so there is no impact on the bridge differential output. With this modulation method, the bridge allows the generation of a differential mode signal with no harmonic distortion as a result of the non-existence of common mode noise in the audio frequency. Further, network feedback to control the common mode voltage is unnecessary.
- Although the Detailed Description of the invention has been directed to certain exemplary embodiments, various modifications of these embodiments, as well as alternative embodiments, will be suggested to those skilled in the art. The invention encompasses any modifications or alternative embodiments that fall within the scope of the Claims.
Claims (16)
1. A digital to analog converter comprising:
an amplifier circuit;
a pulse width modulator for generating signals on first and second nodes of amplifier circuit to create a differential signal responsive to an input;
compensation circuitry for generating an identical signal on said first and second nodes without affecting said differential signal to obtain a desired common mode average signal.
2. The digital to analog converter of and further comprising a multi-bit sigma-delta modulation circuit.
claim 1
3. The digital to analog converter of wherein said amplifier circuit comprises a class-D amplifier.
claim 1
4. The digital to analog converter of wherein said amplifier includes a filter.
claim 1
5. The digital to analog converter of wherein said compensation circuitry comprises circuitry for:
claim 1
modulating said first and second nodes between first and second voltage levels at a predetermined frequency; and
generating a signal on said first and second nodes at a third voltage level for a predetermined time period.
6. The digital to analog converter of wherein said third voltage level equals said first voltage level.
claim 1
7. The digital to analog converter of wherein said third voltage level equals said second voltage level.
claim 1
8. The digital to analog converter of wherein said predetermined frequency is equal to a circuit frequency divided by a predetermined factor.
claim 5
9. A method of performing digital to analog conversion, comprising the steps of:
generating a pulse width modulated signal on first and second nodes of an amplifier circuit to create a differential information signal;
generating an identical compensation signal on said first and second nodes without affecting said differential signal to obtain a desired common mode average signal on said first and second nodes.
10. The method of and further comprising the steps of generating a first modulated signal using a multi-bit sigma-delta modulation circuit.
claim 9
11. The method of wherein said step of generating a pulse width modulated signal comprises a generating a pulse width modulated signal on first and second nodes of a class-D amplifier.
claim 9
12. The method of wherein said step of generating a pulse width modulated signal comprises a generating a pulse width modulated signal on first and second nodes of an amplifier circuit including a filter.
claim 9
13. The method of wherein said step of generating a compensation signal comprises the steps of:
claim 9
modulating said first and second nodes between first and second voltage levels at a predetermined frequency; and
generating a signal on said first and second nodes at a third voltage level for a predetermined time period.
14. The method of wherein said step of generating a signal on said first and second nodes at a third voltage level comprises the step of generating a signal on said first and second nodes at said first voltage level.
claim 13
15. The method of wherein said step of generating a signal on said first and second nodes at a third voltage level comprises the step of generating a signal on said first and second nodes at said first voltage level.
claim 13
16. The method of wherein said predetermined frequency is equal to a circuit frequency divided by a predetermined factor.
claim 13
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP20000400907 EP1139571B1 (en) | 2000-03-31 | 2000-03-31 | Pulse width modulation D/A-converter |
FR00400907.2 | 2000-03-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010040521A1 true US20010040521A1 (en) | 2001-11-15 |
US6441760B2 US6441760B2 (en) | 2002-08-27 |
Family
ID=8173628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/821,939 Expired - Lifetime US6441760B2 (en) | 2000-03-31 | 2001-03-30 | Method and apparatus for digital to analog conversion |
Country Status (5)
Country | Link |
---|---|
US (1) | US6441760B2 (en) |
EP (1) | EP1139571B1 (en) |
JP (1) | JP2002026734A (en) |
AT (1) | ATE310339T1 (en) |
DE (1) | DE60024052T2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060192692A1 (en) * | 2005-02-15 | 2006-08-31 | Torsten Niederdrank | Hearing aid device with an output amplifier having a sigma-delta modulator |
US20080225885A1 (en) * | 2007-03-12 | 2008-09-18 | D Aquino Stefano | Dual core crosspoint system |
US20090184854A1 (en) * | 2008-01-21 | 2009-07-23 | Honeywell International, Inc. | Precision microcontroller-based pulse width modulation digital-to-analog conversion circuit and method |
US8576103B2 (en) * | 2011-01-14 | 2013-11-05 | Broadcom Corporation | Rollover operative digital to analog converter (DAC) |
US20150222184A1 (en) * | 2014-02-04 | 2015-08-06 | Cirrus Logic, Inc. | Differential output mode for a multi-mode power converter |
WO2015171937A1 (en) * | 2014-05-08 | 2015-11-12 | Cirrus Logic, Inc. | Switched mode converter with low-voltage turn-around mode |
US9628033B2 (en) | 2014-10-29 | 2017-04-18 | Cirrus Logic, Inc. | Power stage with switched mode amplifier and linear amplifier |
CN109716647A (en) * | 2016-08-22 | 2019-05-03 | 帝瓦雷公司 | Amplifying device including compensation circuit |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6504432B1 (en) * | 2001-03-30 | 2003-01-07 | Xilinx, Inc. | Tunable, dynamic, and self-biasing differential amplifier and application thereof |
US6621335B2 (en) | 2001-04-18 | 2003-09-16 | Microsemi Corporation | Class D amplifier with passive RC network |
US7042378B2 (en) * | 2002-01-30 | 2006-05-09 | Koninklijke Philips Electronics N.V. | Circuit with a digital to analog converter |
DE60308844T2 (en) * | 2003-06-17 | 2007-03-01 | Agilent Technologies, Inc., Palo Alto | Sigma-delta modulator with pulse width modulation output |
US7079063B1 (en) * | 2005-04-18 | 2006-07-18 | Analog Devices, Inc. | System and method for tri-level logic data shuffling for oversampling data conversion |
JP5143748B2 (en) * | 2006-12-27 | 2013-02-13 | シャープ株式会社 | ΔΣ modulation type digital-analog converter, digital signal processing method, and AV apparatus |
US8022851B2 (en) | 2007-06-27 | 2011-09-20 | Nxp B.V. | DAC with data independent common mode dynamics |
JP5205444B2 (en) * | 2010-12-09 | 2013-06-05 | 株式会社ホンダアクセス | Exterior product mounting method |
US9742366B2 (en) | 2015-07-14 | 2017-08-22 | Qualcomm Incorporated | Differential class-D amplifier |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4079373A (en) * | 1976-08-19 | 1978-03-14 | Rockwell International Corporation | Digital-to-analog conversion apparatus using temperature compensated feedback output amplifier |
US4978959A (en) * | 1987-10-08 | 1990-12-18 | University Of Toronto Innovations Foundation | Analog to digital converter, a digital to analog converter and an operational amplifier therefor |
DE3876979D1 (en) * | 1988-03-31 | 1993-02-04 | Itt Ind Gmbh Deutsche | CIRCUIT ARRANGEMENT FOR AVERAGE VALUE FOR PULSE DENSITY D / A OR A / D CONVERSION. |
US5010337A (en) * | 1990-03-15 | 1991-04-23 | Analog Devices, Incorporated | High resolution D/A converter operable with single supply voltage |
GB9027503D0 (en) * | 1990-12-19 | 1991-02-06 | Sandler Mark B | Improvements in or relating to digital to analogue conversion |
KR950008957B1 (en) * | 1992-12-31 | 1995-08-09 | 현대전자산업주식회사 | Digital/analog converter |
US5608401A (en) * | 1994-12-28 | 1997-03-04 | Lucent Technologies Inc. | Three-level digital-to-analog converter for low-power consumption |
US5614903A (en) * | 1995-08-29 | 1997-03-25 | Trw Inc. | Distortion suppressor for digital-to-analog converter |
-
2000
- 2000-03-31 EP EP20000400907 patent/EP1139571B1/en not_active Expired - Lifetime
- 2000-03-31 DE DE2000624052 patent/DE60024052T2/en not_active Expired - Lifetime
- 2000-03-31 AT AT00400907T patent/ATE310339T1/en not_active IP Right Cessation
-
2001
- 2001-03-30 US US09/821,939 patent/US6441760B2/en not_active Expired - Lifetime
- 2001-04-02 JP JP2001139329A patent/JP2002026734A/en not_active Abandoned
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060192692A1 (en) * | 2005-02-15 | 2006-08-31 | Torsten Niederdrank | Hearing aid device with an output amplifier having a sigma-delta modulator |
US20080225885A1 (en) * | 2007-03-12 | 2008-09-18 | D Aquino Stefano | Dual core crosspoint system |
US8023422B2 (en) * | 2007-03-12 | 2011-09-20 | Analog Devices, Inc. | Dual core crosspoint system |
US20090184854A1 (en) * | 2008-01-21 | 2009-07-23 | Honeywell International, Inc. | Precision microcontroller-based pulse width modulation digital-to-analog conversion circuit and method |
US7679537B2 (en) | 2008-01-21 | 2010-03-16 | Honeywell International Inc. | Precision microcontroller-based pulse width modulation digital-to-analog conversion circuit and method |
US8576103B2 (en) * | 2011-01-14 | 2013-11-05 | Broadcom Corporation | Rollover operative digital to analog converter (DAC) |
US9595868B2 (en) * | 2014-02-04 | 2017-03-14 | Cirrus Logic, Inc. | Differential output mode for a multi-mode power converter |
US20150222184A1 (en) * | 2014-02-04 | 2015-08-06 | Cirrus Logic, Inc. | Differential output mode for a multi-mode power converter |
US10116215B2 (en) | 2014-02-04 | 2018-10-30 | Cirrus Logic, Inc. | Buck-boost converter for an audio amplifier with multiple operations modes |
US9634566B2 (en) | 2014-02-04 | 2017-04-25 | Cirrus Logic, Inc. | Controlling the common mode voltage of a non-isolated buck-boost converter |
GB2544201A (en) * | 2014-05-08 | 2017-05-10 | Cirrus Logic Inc | Switched mode converter with low-voltage turn-around mode |
WO2015171937A1 (en) * | 2014-05-08 | 2015-11-12 | Cirrus Logic, Inc. | Switched mode converter with low-voltage turn-around mode |
US9577587B2 (en) | 2014-05-08 | 2017-02-21 | Cirrus Logic, Inc. | Switched mode amplifier with single-ended buck mode |
US10812024B2 (en) | 2014-05-08 | 2020-10-20 | Cirrus Logic, Inc. | System with multiple signal loops and switched mode converter |
GB2544200A (en) * | 2014-05-08 | 2017-05-10 | Cirrus Logic Inc | Switched mode amplifier with single-ended buck mode |
US9654056B2 (en) | 2014-05-08 | 2017-05-16 | Cirrus Logic, Inc. | Switched mode converter with low-voltage linear mode |
US9698732B2 (en) | 2014-05-08 | 2017-07-04 | Cirrus Logic, Inc. | Switched mode converter with low-voltage turn-around mode |
GB2544201B (en) * | 2014-05-08 | 2022-04-20 | Cirrus Logic Inc | Switched mode converter with low-voltage turn-around mode |
WO2015171935A1 (en) * | 2014-05-08 | 2015-11-12 | Cirrus Logic, Inc. | Switched mode amplifier with single-ended buck mode |
GB2544200B (en) * | 2014-05-08 | 2021-10-06 | Cirrus Logic Inc | Switched mode amplifier with single-ended buck mode |
US9628033B2 (en) | 2014-10-29 | 2017-04-18 | Cirrus Logic, Inc. | Power stage with switched mode amplifier and linear amplifier |
US9831839B2 (en) | 2014-10-29 | 2017-11-28 | Cirrus Logic, Inc. | Power stage with switched mode amplifier and linear amplifier |
CN109716647A (en) * | 2016-08-22 | 2019-05-03 | 帝瓦雷公司 | Amplifying device including compensation circuit |
Also Published As
Publication number | Publication date |
---|---|
JP2002026734A (en) | 2002-01-25 |
ATE310339T1 (en) | 2005-12-15 |
DE60024052D1 (en) | 2005-12-22 |
EP1139571A1 (en) | 2001-10-04 |
US6441760B2 (en) | 2002-08-27 |
EP1139571B1 (en) | 2005-11-16 |
DE60024052T2 (en) | 2006-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6441760B2 (en) | Method and apparatus for digital to analog conversion | |
US6466087B2 (en) | Method and apparatus providing digital error correction for a class D power stage | |
JP4890503B2 (en) | Delta-sigma modulator | |
US7612608B2 (en) | Sigma-delta based Class D audio or servo amplifier with load noise shaping | |
KR101151922B1 (en) | Low power output stage | |
US7679435B2 (en) | Digital input class-D amplifier | |
US7482865B2 (en) | Systems and methods for correcting errors resulting from component mismatch in a feedback path | |
US7414471B2 (en) | Common-mode technique for a digital I/P class D loop | |
EP1770855A1 (en) | Class D amplifier | |
US7605653B2 (en) | Sigma-delta based class D audio power amplifier with high power efficiency | |
WO2004059848A2 (en) | Modulation of a digital input signal using a digital signal modulator and signal splitting | |
US7183818B2 (en) | Triangular wave generating circuit adapted to class-D amplifier | |
US6724249B1 (en) | Multi-level class-D amplifier by means of 3 physical levels | |
JP3820947B2 (en) | Class D amplifier | |
US7782154B2 (en) | Power amplifier and modulator thereof | |
US6734725B2 (en) | Power amplifier | |
JPH0946787A (en) | Loudspeaker driving circuit | |
WO2000070752A1 (en) | Digital amplifier | |
JP2003332858A (en) | Power amplifying device | |
JP3907982B2 (en) | amplifier | |
US6970123B1 (en) | Inductorless architecture for a switching amplifier | |
JP2004128750A (en) | Pwm amplifier | |
KR20110083874A (en) | Amplifier in which a digital signal is used as an input signal | |
EP1529340A1 (en) | Amplifier | |
JPH0354481B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ALBINET, XAVIER;GUIGON, PASCAL;TEXAS INSTRUMENTS FRANCE S.A.;REEL/FRAME:011902/0591 Effective date: 20010502 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |