US20010028570A1 - Converter output regulation via channel resistance modulation of synchronous rectifiers - Google Patents
Converter output regulation via channel resistance modulation of synchronous rectifiers Download PDFInfo
- Publication number
- US20010028570A1 US20010028570A1 US09/792,689 US79268901A US2001028570A1 US 20010028570 A1 US20010028570 A1 US 20010028570A1 US 79268901 A US79268901 A US 79268901A US 2001028570 A1 US2001028570 A1 US 2001028570A1
- Authority
- US
- United States
- Prior art keywords
- output
- voltage
- output voltage
- control terminal
- synchronous rectifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33561—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having more than one ouput with independent control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
- H02M3/33592—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- This invention relates to dc-to-dc power supplies for converting a single input voltage into two or more dc output voltages typically sense a single output voltage, usually the output voltage delivering the highest output power, and precisely regulate that output voltage while roughly regulating any additional output voltages.
- the precise regulation of a second or any number of additional output voltages is typically achieved by the use of dedicated individual series regulators, each output having its own series or pass regulator and a dedicated feedback amplifier. Post regulation using series or pass regulators is inefficient because of the energy lost in the series pass transistor and costly in terms of the additional parts required for each individual output voltage.
- This invention relates to the field of power supplies and more particularly to the field of power converters designed for use in industrial, office or household appliances for the conversion of a single source of dc voltage to a plurality of output voltage sources.
- a first control system adjusts the ratio of an input switch's on time to off time to control a first output voltage to remain within a predetermined range that is proportional to a precision reference voltage.
- the first control system synchronizes a gate drive signal to a first synchronous rectifier.
- the first synchronous rectifier gate is driven to be fully on or off. Synchronous rectification is discussed in U.S. Pat. No. 6,069,804, BI-DIRECTIONAL DC-TO-DC CONVERTER, issued on May 30, 2000, to Thomas M. Ingman, John W. Beecroft, and Charles E. Mullett, the content of which is incorporated herein by reference in its entirety.
- a second control system samples a portion of a second output voltage and controls the synchronization and peak voltage swing of a gate drive signal to a second synchronous rectifier that controls a second output voltage.
- the peak swing of the gate drive to the second synchronous rectifier adjusts the channel resistance of the second synchronous rectifier to regulate the second output voltage to remain within a predetermined range.
- FIG. 1 is a schematic of a flyback converter topology showing a diode connected between the gate of a second synchronous rectifier and an error amplifier output;
- FIG. 2 a is a timing chart for the circuit of FIG. 1 operating in the discontinuous mode
- FIG. 2 b is a timing chart for the circuit of FIG. 1 operating in the continuous mode
- FIG. 3 is a schematic of a forward converter topology showing a diode connected between the synchronous rectifier control terminals and an error amplifier output;
- FIG. 4 is a timing chart for the circuit of FIG. 3 operating in the discontinuous mode
- FIG. 5 is a schematic of a push-pull converter topology showing a diode connected between a second synchronous rectifier control terminals and a second error amplifier output;
- FIG. 6 is a timing chart for the circuit of FIG. 5.
- FIG. 1 shows a two-output flyback dc-to-dc converter 42 having a dc voltage input Vin 20 .
- the input 20 receives input current from a dc voltage source (not shown).
- the dc voltage input 20 is referenced to a reference potential, such as ground 19 .
- the converter of FIG. 1 provides at least a first dc output voltage at a first dc output voltage node, such as the regulated dc output voltage V 1 at first output node 21 applied to load 38 .
- Output voltage V 1 is filtered by first output capacitor 17 .
- a second dc output voltage V 2 is provided at a second dc output voltage node 22 .
- Output voltage V 2 is coupled to drive second load resistor 39 .
- Output voltage V 2 is filtered by second output capacitor 18 .
- Transformer 1 has input or primary winding 2 with a first terminal coupled to the dc source Vin at node 20 and a second terminal connected to node 26 .
- a first output transformer winding 3 and a second output transformer winding 4 are shown.
- MOSFET Metal Oxide Semiconductor Field Effect Transistor
- switch 5 represents a first input semiconductor switch, has a conduction channel between its drain D and source S.
- the first switch 5 is driven into conduction or into a cutoff state by control terminal or gate 25 .
- the conduction channel of switch 5 is shown coupled in series with the primary winding 2 and reference potential 19 .
- the source of MOSFET switch 5 is connected to the reference potential or ground 19 .
- the gate 25 of the first input semiconductor switch 5 is driven by the output of a switched-mode regulator means such as the circuitry within phantom block 41 including a PWM Controller 9 , typically an integrated circuit such as a UC3844 from the Unitrode Div. of Texas Instrument Inc. of Lexington, Mass.
- a control input 35 samples a portion of the first output voltage V 1 via the resistor divider formed by first and second first output voltage sampling resistors 13 , 14 .
- the switched-mode regulator means 41 has an output terminal 40 that provides at least a first pulse-width modulated drive voltage, such gate drive signal V 3 depicted by the top waveforms of FIGS. 2 ( a ), 2 ( b ), FIG. 4 and FIG. 6.
- Drive signal V 3 has a first state or high level, and a second state, or low level that is applied to the first input semiconductor switch control terminal, gate 25 .
- the drive signal V 3 first state drives the input semiconductor switch 5 into conduction or into an on state.
- the drive signal V 3 second state turns the input semiconductor switch MOSFET 5 off.
- the PWM controller 9 , the UC3844, within the switched-mode regulator means 41 is further characterized to adjust the ratio of the switch's on time between times t 0 and t 1 to the switch's off time between times t 1 and t 3 to control the first output voltage V 1 at output 21 to remain within a predetermined range.
- the predetermined range is typically within a few percent of a nominal voltage for all specified input voltage Vin to input 20 to the input or primary winding 2 , load conditions at the first output 21 and temperature ranges specified for the design.
- the switched-mode regulator means 41 automatically adjusts the duty ratio of the on time to the total cycle period of the on time plus the off time to control the first output voltage V 1 at first output 21 to be proportional to a precision reference voltage within the PWM Controller 9 .
- MOSFET 6 and first output capacitor 17 in combination, represent and are driven to function as a synchronous rectifier and capacitor filter means for coupling and filtering energy from the first transformer output winding 3 to the first output node 21 .
- the gate of the first synchronous rectifier 6 , MOSFET 6 is driven by a gate drive signal V 5 shown in FIGS. 2 ( a ) and 2 ( b ).
- the gate of the second synchronous rectifier, MOSFET 7 and second output capacitor 18 are driven to function as a second synchronous rectifier having a conduction channel from drain 29 to source 27 connected in series with the second transformer output winding 4 , and a control terminal, such as the second synchronous rectifier's gate 28 .
- the second synchronous rectifier's conduction channel, between its drain 29 and its source 27 is driven into a conductive state by a pulse width modulated rectifier drive voltage such as the second rectifier gate drive signal V 6 assuming a high or positive state as shown between t 1 and t 2 .
- the synchronous rectifier couples energy from the second output winding 4 to the second dc output voltage V 2 at second output voltage node 22 .
- Gate driver 10 PNP base to emitter resistor 15 , and PNP transistor 8 within phantom block 45 represent a gate drive means.
- Voltage waveform V 3 a gate drive signal from the output 40 of the PWM Controller 9 , is applied to the gate driver input 44 of gate driver 10 .
- Gate driver 10 inverts the signal out of PWM output terminal 40 and responds to the first pulse-width modulated drive voltage V 3 second state by providing a first gate drive signal V 5 to the first synchronous rectifier control terminal, gate 31 .
- the control means operates to automatically control the amplitude of the peak voltage swing of the first gate drive signal V 6 so as to adjust the resistance of the conduction channel of the second synchronous rectifier MOSFET 7 to control the second output voltage V 2 at second output voltage node 22 to remain within a predetermined range.
- first rectifier gate drive signal VS terminates at t 2 thereby terminating the energy transfer from the first output winding to the V 1 output at first output node 21 when the energy stored in the flux in the core of T 1 is dissipated, the flux collapses and current ceases to flow in the second output winding 4 of transformer 1 .
- the output of the gate driver 10 (V 5 ) is applied directly to the first synchronous rectifier's gate 31 of MOSFET 6 , the main output switch.
- the gate drive to gate 31 is always at full amplitude. Regulation of the output voltage V 1 is accomplished by controlling the duty ration of on time to off time, the pulse width modulation of the first input semiconductor switch, MOSFET 5 , as described earlier.
- the invention applies to multi-output power supplies that use synchronous rectifiers, typically MOSFETs, in the subordinate outputs.
- the regulation of each of subordinate output is accomplished in like manner using a respective control means such as that shown in phantom block 47 for sampling a portion of the subordinate dc output voltage and by altering the conduction channel resistance (“on resistance”) of the respective synchronous rectifier in response to changes in load current.
- phantom block 47 uses a conventional reference and an error amplifier to monitor the subordinate output voltage and develop an error signal out of amplifier 12 .
- the error signal is used to clamp via diode 11 , the peak amplitude of the gate drive signal to gate 28 of MOSFET 7 , thus modifying its channel resistance.
- the error signal lowers the amplitude of the gate drive signal to gate 28 , which increases the channel resistance and lowers the output voltage V 2 to the required value.
- the range of control is limited by the internal “body” diode of the MOSFET 6 , which determines the maximum voltage drop across the device in its conducting state.
- the invention is implemented in a multi-output flyback converter, but it can also be used in many other half-wave and full-wave topologies.
- the gate drive signal V 5 out of output 31 of GATE DRIVE 45 is applied to the base of PNP transistor 8 .
- the collector of PNP transistor 8 is connected to ground.
- the emitter of PNP transistor 8 is connected to the gate 28 of the second synchronous rectifier MOSFET switch 7 , but the peak voltage rise of the emitter driven by output 31 is clamped by the error signal at the output of error amplifier 12 via diode 11 .
- Error amplifier 12 is shown configured as an integrator, using capacitor 36 in a conventional connection between its output 49 and the inverting input at 34 .
- the output V 7 of error amplifier 12 changes inversely and diode 11 clamps the rise of the amplitude of gate drive signal V 6 driven through base to emitter resistor 15 .
- PNP transistor 8 enables the output V 5 of gate drive element or circuit 10 to pull the gate drive signal down quickly, and it also allows diode 11 to clamp the amplitude of V 6 and control the conduction channel resistance of synchronous rectifier 6 .
- FIGS. 2 ( a ) and 2 ( b ) illustrate the operation of the circuit at two different load conditions with the circuit operating in the discontinuous and continuous modes, respectively.
- the gate drive signal to the gate of the first input semiconductor switch 5 originating at V 3 begins at time to and ends at time t 1 .
- the discontinuous mode shown in FIG. 2( a )
- the stored energy in transformer 1 is totally delivered to the load during each cycle during the interval t 1 -t 2 .
- the current in the secondary windings ceases and the voltage across each transformer output winding collapses to zero.
- the second synchronous rectifier 7 conducts current to the output, and the output voltage is determined by the voltage across the secondary winding 4 in series with the conduction channel of the second synchronous rectifier 7 , MOSFET switch 7 . Varying the resistance of the conduction channel of the second synchronous rectifier 7 changes the voltage across the switch and thus regulates the output voltage V 2 .
- FIG. 2( b ) illustrates the continuous conduction case.
- the load current is high enough that the energy stored in transformer 1 is not fully delivered to the load during the second portion of the cycle, the interval t 1 -t 3 .
- the PWM control circuit 9 starts a new cycle by initiating a new pulse at time t 3 .
- the gate drive circuitry 10 inverts this signal to turn off the first and second synchronous rectifiers 6 and 7 .
- FIG. 3 illustrates the invention applied to a forward converter topology using transformer 101 .
- Primary 102 is connected to Vin.
- Input power switch 105 has drain 126 connected to the second terminal of primary 102 .
- the drain voltage is V 4 .
- the source 124 is connected to ground and the gate 125 is driven by PWM (pulse width modulated) voltage V 3 from output 140 from the output of a UC3844 controller 109 .
- V 3 also drives gate drive circuit 110 , which provides complementary drive signals to PNP transistors 108 and 238 .
- Transformer 101 has a first and second secondary 103 , 104 .
- the first and main secondary 103 has a first terminal coupled to the cathode of clamp diode 134 and a first terminal of inductor 239 .
- the second terminal of inductor 239 is coupled to first output capacitor 117 and to output voltage node 121 and to a resistor divider formed by resistors 113 and 114 which provide a sample of the output voltage to the input of the PWM controller 109 .
- the anode of rectifier 133 is connected to ground.
- the second secondary has a first terminal connected to the drain 132 of synchronous rectifier 107 and to a first terminal of inductor 240 .
- Synchronous rectifier 107 has a source terminal 130 connected to ground and a gate terminal 131 that is connected to the emitter of PNP transistor 238 .
- the PNP transistor 238 is connected via clamp diode 241 to the output of error amplifier 112 .
- the second terminal of the second secondary is connected to drain 129 of synchronous rectifier 106 .
- the drain voltage is identified as V 8 .
- the gate 128 of rectifier 106 is connected via clamp diode 111 to the output of error amplifier 112 .
- a subordinate output V 2 uses synchronous switches as synchronous rectifiers (MOSFETs) 106 and 107 , just as rectifier diode 133 and clamp diode 134 are used on the main output V 1 .
- the gate drive circuit produces drive signals to gates 128 and 131 turn the switches on and off, causing them to conduct in the circuit of V 2 just as the diodes conduct on the main output V 1 .
- Resistor divider 123 , 116 provides a scaled sample of the output voltage V 2 to the inverting input of error amplifier 112 . As the output is unloaded and the voltage V 2 begins to rise out of tolerance, the error amplifier causes voltage V 7 to begin to decrease.
- diodes 111 and 241 clamp the gate voltages to MOSFETs 106 and 107 to lower and lower levels thereby increasing the channel resistance of the MOSFTS as they operate as synchronous rectifiers. The result is that the subordinate output V 2 filtered by capacitor 118 drops into the proper range for V 2 .
- FIG. 4 shows the key waveforms of the circuit of FIG. 3 operating in the discontinuous mode.
- the continuous mode waveforms are different in the same manner as in FIG. 2.
- FIG. 5 illustrates a third alternative embodiment showing the invention used with a push-pull converter topology.
- a UC3846 PWM controller 209 drives gates 225 , of first and second input MOSFET switches 205 , 255 which alternately switch transformer 201 primary windings 202 , 252 to ground in response to PWM drive signals from outputs 240 241 from controller 209 .
- the PWM signals also drive the inputs to gate drive circuits 210 , 251 which provide output drive voltages to a first PNP 208 and a second PNP 237 .
- the primary is center taped at terminal 220 .
- Input voltage Vin is applied to terminal 220 .
- Resistors 213 , 214 form a divider that senses the output voltage V 1 and provides a scaled sample to an input to the controller 209 .
- a subordinate output V 2 uses synchronous switches (MOSFETS) 206 and 207 as rectifiers, just as diodes 233 and 234 are used on the main output V 1 .
- MOSFETs 206 and 207 have respective drains 229 and 232 that connect to windings 204 and 254 , respectively.
- the respective sources 227 and 230 are connected to ground.
- the gate drive circuits produce drive signals to turn the switches on and off, causing them to conduct in the circuit of V 2 just as the diodes conduct on the main output V 1 .
- Primary windings 202 and 252 are matched in turns count and joined at center tap 220 .
- Secondary and subordinate windings 204 and 254 are matched in turns count and joined at center tap 255 .
- Inductors 260 , and 262 perform volt second averaging for outputs V 1 and V 2 respectively. A the output load at the V 2 output decreases and the voltage rises, resistor divider 223 and 216 provides an error signal to the inverting input to amplifier 212 causing its output voltage at V 7 to begin to drop.
- the drive signals V 5 and V 6 are clamped via clamp diodes 235 and 236 by V 7 as it moves to a lower value thereby reducing the drive voltage to gates 231 and 228 , and thereby increasing their respective channel resistances and reducing the V 2 output voltage.
- Control of the channel resistance of MOSFETs 206 and 207 is achieved in operation analogous to the control means of phantom block 47 , diode 11 and PNP 8 with resistor 15 as shown and described above in connection with FIG. 1.
- FIG. 6 shows the key waveforms of the circuit. Since this is a full-wave topology, there are two conduction times, t 0 -t 1 and t 2 -t 3 , and both of them shrink to zero as the load on output V 1 decreases to zero.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- This application claims priority from Provisional Application Ser. No. 60/184,954 filed Feb. 25, 2000 having the same inventors and assignee.
- This invention relates to dc-to-dc power supplies for converting a single input voltage into two or more dc output voltages typically sense a single output voltage, usually the output voltage delivering the highest output power, and precisely regulate that output voltage while roughly regulating any additional output voltages. The precise regulation of a second or any number of additional output voltages is typically achieved by the use of dedicated individual series regulators, each output having its own series or pass regulator and a dedicated feedback amplifier. Post regulation using series or pass regulators is inefficient because of the energy lost in the series pass transistor and costly in terms of the additional parts required for each individual output voltage.
- This invention relates to the field of power supplies and more particularly to the field of power converters designed for use in industrial, office or household appliances for the conversion of a single source of dc voltage to a plurality of output voltage sources.
- In a switched-mode regulator, a first control system adjusts the ratio of an input switch's on time to off time to control a first output voltage to remain within a predetermined range that is proportional to a precision reference voltage. The first control system synchronizes a gate drive signal to a first synchronous rectifier. The first synchronous rectifier gate is driven to be fully on or off. Synchronous rectification is discussed in U.S. Pat. No. 6,069,804, BI-DIRECTIONAL DC-TO-DC CONVERTER, issued on May 30, 2000, to Thomas M. Ingman, John W. Beecroft, and Charles E. Mullett, the content of which is incorporated herein by reference in its entirety. A second control system samples a portion of a second output voltage and controls the synchronization and peak voltage swing of a gate drive signal to a second synchronous rectifier that controls a second output voltage. The peak swing of the gate drive to the second synchronous rectifier adjusts the channel resistance of the second synchronous rectifier to regulate the second output voltage to remain within a predetermined range.
- FIG. 1 is a schematic of a flyback converter topology showing a diode connected between the gate of a second synchronous rectifier and an error amplifier output;
- FIG. 2a is a timing chart for the circuit of FIG. 1 operating in the discontinuous mode;
- FIG. 2b is a timing chart for the circuit of FIG. 1 operating in the continuous mode;
- FIG. 3 is a schematic of a forward converter topology showing a diode connected between the synchronous rectifier control terminals and an error amplifier output;
- FIG. 4 is a timing chart for the circuit of FIG. 3 operating in the discontinuous mode;
- FIG. 5 is a schematic of a push-pull converter topology showing a diode connected between a second synchronous rectifier control terminals and a second error amplifier output;
- FIG. 6 is a timing chart for the circuit of FIG. 5.
- FIG. 1 shows a two-output flyback dc-to-dc converter42 having a dc
voltage input Vin 20. Theinput 20 receives input current from a dc voltage source (not shown). Thedc voltage input 20 is referenced to a reference potential, such asground 19. The converter of FIG. 1 provides at least a first dc output voltage at a first dc output voltage node, such as the regulated dc output voltage V1 atfirst output node 21 applied toload 38. Output voltage V1 is filtered byfirst output capacitor 17. - A second dc output voltage V2 is provided at a second dc
output voltage node 22. Output voltage V2 is coupled to drivesecond load resistor 39. Output voltage V2 is filtered bysecond output capacitor 18. - Transformer1 has input or
primary winding 2 with a first terminal coupled to the dc source Vin atnode 20 and a second terminal connected tonode 26. A first output transformer winding 3 and a second output transformer winding 4 are shown. - MOSFET (Metal Oxide Semiconductor Field Effect Transistor) switch5 represents a first input semiconductor switch, has a conduction channel between its drain D and source S. The first switch 5 is driven into conduction or into a cutoff state by control terminal or
gate 25. The conduction channel of switch 5 is shown coupled in series with theprimary winding 2 andreference potential 19. The source of MOSFET switch 5 is connected to the reference potential orground 19. - The
gate 25 of the first input semiconductor switch 5 is driven by the output of a switched-mode regulator means such as the circuitry withinphantom block 41 including aPWM Controller 9, typically an integrated circuit such as a UC3844 from the Unitrode Div. of Texas Instrument Inc. of Lexington, Mass. Acontrol input 35 samples a portion of the first output voltage V1 via the resistor divider formed by first and second first outputvoltage sampling resistors output terminal 40 that provides at least a first pulse-width modulated drive voltage, such gate drive signal V3 depicted by the top waveforms of FIGS. 2(a), 2(b), FIG. 4 and FIG. 6. Drive signal V3 has a first state or high level, and a second state, or low level that is applied to the first input semiconductor switch control terminal,gate 25. - The drive signal V3 first state drives the input semiconductor switch 5 into conduction or into an on state. The drive signal V3 second state turns the input semiconductor switch MOSFET 5 off. The
PWM controller 9, the UC3844, within the switched-mode regulator means 41, is further characterized to adjust the ratio of the switch's on time between times t0 and t1 to the switch's off time between times t1 and t3 to control the first output voltage V1 atoutput 21 to remain within a predetermined range. The predetermined range is typically within a few percent of a nominal voltage for all specified input voltage Vin to input 20 to the input orprimary winding 2, load conditions at thefirst output 21 and temperature ranges specified for the design. - The switched-mode regulator means41 automatically adjusts the duty ratio of the on time to the total cycle period of the on time plus the off time to control the first output voltage V1 at
first output 21 to be proportional to a precision reference voltage within thePWM Controller 9.MOSFET 6 andfirst output capacitor 17, in combination, represent and are driven to function as a synchronous rectifier and capacitor filter means for coupling and filtering energy from the first transformer output winding 3 to thefirst output node 21. The gate of the firstsynchronous rectifier 6,MOSFET 6, is driven by a gate drive signal V5 shown in FIGS. 2(a) and 2(b). - The gate of the second synchronous rectifier,
MOSFET 7 andsecond output capacitor 18, in combination, are driven to function as a second synchronous rectifier having a conduction channel fromdrain 29 tosource 27 connected in series with the second transformer output winding 4, and a control terminal, such as the second synchronous rectifier'sgate 28. The second synchronous rectifier's conduction channel, between itsdrain 29 and itssource 27, is driven into a conductive state by a pulse width modulated rectifier drive voltage such as the second rectifier gate drive signal V6 assuming a high or positive state as shown between t1 and t2. During the t1-t2 interval, the synchronous rectifier couples energy from the second output winding 4 to the second dc output voltage V2 at secondoutput voltage node 22. -
Gate driver 10, PNP base toemitter resistor 15, andPNP transistor 8 withinphantom block 45 represent a gate drive means. Voltage waveform V3, a gate drive signal from theoutput 40 of thePWM Controller 9, is applied to thegate driver input 44 ofgate driver 10.Gate driver 10 inverts the signal out ofPWM output terminal 40 and responds to the first pulse-width modulated drive voltage V3 second state by providing a first gate drive signal V5 to the first synchronous rectifier control terminal,gate 31. - The combination within
phantom block 47 oferror amplifier 12, the second resistor divider formed by the series combination ofresistors feedback capacitor 37 and clamp diode 11, form a control means for sampling a portion of the second dc output voltage V2 via the resistor divider at the junction ofresistors synchronous rectifier MOSFET 7 to control the second output voltage V2 at secondoutput voltage node 22 to remain within a predetermined range. - As shown in FIG. 2(a), in the case of discontinuous conduction, first rectifier gate drive signal VS terminates at t2 thereby terminating the energy transfer from the first output winding to the V1 output at
first output node 21 when the energy stored in the flux in the core of T1 is dissipated, the flux collapses and current ceases to flow in the second output winding 4 oftransformer 1. The output of the gate driver 10 (V5) is applied directly to the first synchronous rectifier'sgate 31 ofMOSFET 6, the main output switch. The gate drive togate 31 is always at full amplitude. Regulation of the output voltage V1 is accomplished by controlling the duty ration of on time to off time, the pulse width modulation of the first input semiconductor switch, MOSFET 5, as described earlier. - The invention applies to multi-output power supplies that use synchronous rectifiers, typically MOSFETs, in the subordinate outputs. The regulation of each of subordinate output is accomplished in like manner using a respective control means such as that shown in
phantom block 47 for sampling a portion of the subordinate dc output voltage and by altering the conduction channel resistance (“on resistance”) of the respective synchronous rectifier in response to changes in load current. In the embodiment of FIG. 1,phantom block 47 uses a conventional reference and an error amplifier to monitor the subordinate output voltage and develop an error signal out ofamplifier 12. The error signal is used to clamp via diode 11, the peak amplitude of the gate drive signal togate 28 ofMOSFET 7, thus modifying its channel resistance. - As the
second load resistor 39 atsecond output node 22 decreases and the output voltage V2 tends to rise, the error signal lowers the amplitude of the gate drive signal togate 28, which increases the channel resistance and lowers the output voltage V2 to the required value. The range of control is limited by the internal “body” diode of theMOSFET 6, which determines the maximum voltage drop across the device in its conducting state. In its simplest form, as in FIG. 1, the invention is implemented in a multi-output flyback converter, but it can also be used in many other half-wave and full-wave topologies. - The gate drive signal V5 out of
output 31 ofGATE DRIVE 45 is applied to the base ofPNP transistor 8. The collector ofPNP transistor 8 is connected to ground. The emitter ofPNP transistor 8 is connected to thegate 28 of the second synchronousrectifier MOSFET switch 7, but the peak voltage rise of the emitter driven byoutput 31 is clamped by the error signal at the output oferror amplifier 12 via diode 11. -
Error amplifier 12 is shown configured as an integrator, usingcapacitor 36 in a conventional connection between its output 49 and the inverting input at 34. As the load on output V2 changes, the output V7 oferror amplifier 12 changes inversely and diode 11 clamps the rise of the amplitude of gate drive signal V6 driven through base toemitter resistor 15.PNP transistor 8 enables the output V5 of gate drive element orcircuit 10 to pull the gate drive signal down quickly, and it also allows diode 11 to clamp the amplitude of V6 and control the conduction channel resistance ofsynchronous rectifier 6. - FIGS.2(a) and 2(b) illustrate the operation of the circuit at two different load conditions with the circuit operating in the discontinuous and continuous modes, respectively. In both cases, the gate drive signal to the gate of the first input semiconductor switch 5 originating at V3 begins at time to and ends at time t1. In the discontinuous mode, shown in FIG. 2(a), the stored energy in
transformer 1 is totally delivered to the load during each cycle during the interval t1-t2. At t2 the current in the secondary windings ceases and the voltage across each transformer output winding collapses to zero. During the interval t1-t2, the secondsynchronous rectifier 7 conducts current to the output, and the output voltage is determined by the voltage across the secondary winding 4 in series with the conduction channel of the secondsynchronous rectifier 7,MOSFET switch 7. Varying the resistance of the conduction channel of the secondsynchronous rectifier 7 changes the voltage across the switch and thus regulates the output voltage V2. - FIG. 2(b) illustrates the continuous conduction case. The load current is high enough that the energy stored in
transformer 1 is not fully delivered to the load during the second portion of the cycle, the interval t1-t3. In the continuous conduction case, thePWM control circuit 9 starts a new cycle by initiating a new pulse at time t3. Thegate drive circuitry 10 inverts this signal to turn off the first and secondsynchronous rectifiers - FIG. 3 illustrates the invention applied to a forward converter
topology using transformer 101. Primary 102 is connected to Vin.Input power switch 105 has drain 126 connected to the second terminal of primary 102. The drain voltage is V4. Thesource 124 is connected to ground and thegate 125 is driven by PWM (pulse width modulated) voltage V3 fromoutput 140 from the output of aUC3844 controller 109. V3 also drivesgate drive circuit 110, which provides complementary drive signals toPNP transistors Transformer 101 has a first and second secondary 103, 104. The first and main secondary 103 has a first terminal coupled to the cathode ofclamp diode 134 and a first terminal ofinductor 239. The second terminal ofinductor 239 is coupled tofirst output capacitor 117 and tooutput voltage node 121 and to a resistor divider formed byresistors PWM controller 109. The anode ofrectifier 133 is connected to ground. - The second secondary has a first terminal connected to the
drain 132 ofsynchronous rectifier 107 and to a first terminal ofinductor 240.Synchronous rectifier 107 has asource terminal 130 connected to ground and agate terminal 131 that is connected to the emitter ofPNP transistor 238. ThePNP transistor 238 is connected viaclamp diode 241 to the output oferror amplifier 112. The second terminal of the second secondary is connected to drain 129 of synchronous rectifier 106. The drain voltage is identified as V8. Thegate 128 of rectifier 106 is connected viaclamp diode 111 to the output oferror amplifier 112. - A subordinate output V2 uses synchronous switches as synchronous rectifiers (MOSFETs) 106 and 107, just as
rectifier diode 133 andclamp diode 134 are used on the main output V1. The gate drive circuit produces drive signals togates Resistor divider error amplifier 112. As the output is unloaded and the voltage V2 begins to rise out of tolerance, the error amplifier causes voltage V7 to begin to decrease. As V7 drops,diodes capacitor 118 drops into the proper range for V2. - FIG. 4 shows the key waveforms of the circuit of FIG. 3 operating in the discontinuous mode. The continuous mode waveforms are different in the same manner as in FIG. 2.
- FIG. 5 illustrates a third alternative embodiment showing the invention used with a push-pull converter topology. A
UC3846 PWM controller 209drives gates 225, of first and second input MOSFET switches 205, 255 which alternately switchtransformer 201primary windings outputs 240 241 fromcontroller 209. The PWM signals also drive the inputs togate drive circuits first PNP 208 and asecond PNP 237. The primary is center taped atterminal 220. Input voltage Vin is applied toterminal 220.Resistors controller 209. - A subordinate output V2 uses synchronous switches (MOSFETS) 206 and 207 as rectifiers, just as
diodes MOSFETs respective drains windings respective sources -
Primary windings center tap 220. Secondary andsubordinate windings center tap 255.Inductors resistor divider amplifier 212 causing its output voltage at V7 to begin to drop. The drive signals V5 and V6 are clamped viaclamp diodes gates MOSFETs phantom block 47, diode 11 andPNP 8 withresistor 15 as shown and described above in connection with FIG. 1. - FIG. 6 shows the key waveforms of the circuit. Since this is a full-wave topology, there are two conduction times, t0-t1 and t2-t3, and both of them shrink to zero as the load on output V1 decreases to zero.
- In the design of multi-output converters, it is possible to derive the main converter's feedback from more than one output. For example, in FIG. 1 a resistor could be added from
node 35 to output V2, with its value and that ofresistor 13 chosen to provide the desired weighting between V1 and V2. With the feedback circuit oferror amplifier 12, output V2 will be precisely regulated and its load changes will not affect V1 as long as V2 is within its range of control. At light loads, however, it may not be possible to achieve enough voltage drop inMOSFET 7, due to the forward voltage of its body diode, to maintain regulation. In this case, the output voltage, V2, would rise. With the multiple feedback paths, the converter's pulse width will be decreased, lowering both output voltages. Although this compromises the output regulation of the main output, the overall performance may make it worthwhile. - While the invention has been explained in connection with several embodiments, it is intended that the appended claims be used to limit the scope of this patent.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/792,689 US6330169B2 (en) | 2000-02-25 | 2001-02-23 | Converter output regulation via channel resistance modulation of synchronous rectifiers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18495400P | 2000-02-25 | 2000-02-25 | |
US09/792,689 US6330169B2 (en) | 2000-02-25 | 2001-02-23 | Converter output regulation via channel resistance modulation of synchronous rectifiers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010028570A1 true US20010028570A1 (en) | 2001-10-11 |
US6330169B2 US6330169B2 (en) | 2001-12-11 |
Family
ID=26880640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/792,689 Expired - Lifetime US6330169B2 (en) | 2000-02-25 | 2001-02-23 | Converter output regulation via channel resistance modulation of synchronous rectifiers |
Country Status (1)
Country | Link |
---|---|
US (1) | US6330169B2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080024092A1 (en) * | 2006-07-28 | 2008-01-31 | Samsung Electronics Co. | Power supply and image forming device having the same |
US20080298094A1 (en) * | 2007-06-01 | 2008-12-04 | Cuadra Jason E | Method and apparatus to control two regulated outputs of a flyback power supply |
US20110134662A1 (en) * | 2007-12-04 | 2011-06-09 | Fritz Frey | Blocking oscillator type converter |
WO2011090687A2 (en) * | 2010-01-22 | 2011-07-28 | Texas Instruments Incorporated | Low-power feedback and method for dc-dc converters and voltage regulators for energy harvesters |
WO2015066221A1 (en) * | 2013-10-31 | 2015-05-07 | Dialog Semiconductor Inc. | Power converter with dynamic preload |
TWI577124B (en) * | 2016-05-03 | 2017-04-01 | 國立勤益科技大學 | Multi-output power converter |
CN108923660A (en) * | 2018-08-14 | 2018-11-30 | 无锡芯朋微电子股份有限公司 | A kind of synchronous rectifier converter |
US20200019222A1 (en) * | 2018-07-12 | 2020-01-16 | Acbel Polytech Inc. | Power supply device with an electronic circuit breaker and method for controlling the same |
CN110972514A (en) * | 2018-07-31 | 2020-04-07 | 雅达电子国际有限公司 | Voltage supply to synchronous rectifier controller during low voltage output conditions |
CN112436734A (en) * | 2020-11-17 | 2021-03-02 | 天津津航计算技术研究所 | Secondary PWM rectification multi-path output circuit |
CN113179034A (en) * | 2021-04-26 | 2021-07-27 | 长城电源技术有限公司 | Synchronous rectification control circuit |
US20220052614A1 (en) * | 2018-12-21 | 2022-02-17 | Silergy Semiconductor Technology (Hangzhou) Ltd | Switching circuit, synchronous rectification control circuit and control method thereof |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6342737B1 (en) * | 1998-11-10 | 2002-01-29 | Lester R. Brodeur | Binary demand feedback DC/DC converter |
SE519148C2 (en) * | 2000-04-07 | 2003-01-21 | Ericsson Telefon Ab L M | Method and device for regulating low voltages in flyback type DC converters with multiple outputs |
US7076670B1 (en) * | 2000-09-07 | 2006-07-11 | Apple Computer, Inc. | Two stage power supply circuit for independently supplying power to first and second components of a digital processing system |
US6570268B1 (en) * | 2000-11-20 | 2003-05-27 | Artesyn Technologies, Inc. | Synchronous rectifier drive circuit and power supply including same |
US6831847B2 (en) * | 2000-11-20 | 2004-12-14 | Artesyn Technologies, Inc. | Synchronous rectifier drive circuit and power supply including same |
US6445597B1 (en) * | 2001-06-28 | 2002-09-03 | Tyco Electronics Logistics Ag | Local loop control system for a multiple output power converter |
JP3511021B2 (en) * | 2001-08-17 | 2004-03-29 | Tdk株式会社 | Switching power supply |
US7009855B2 (en) * | 2001-10-26 | 2006-03-07 | Minebea Co., Ltd | Synchronous rectifier circuit |
US6559492B1 (en) * | 2001-11-07 | 2003-05-06 | Intel Corporation | On-die switching power converter with stepped switch drivers and method |
US6975098B2 (en) * | 2002-01-31 | 2005-12-13 | Vlt, Inc. | Factorized power architecture with point of load sine amplitude converters |
US6930893B2 (en) * | 2002-01-31 | 2005-08-16 | Vlt, Inc. | Factorized power architecture with point of load sine amplitude converters |
JP2003319649A (en) * | 2002-02-22 | 2003-11-07 | Ricoh Co Ltd | Power circuit for image forming device, and power control method for image forming device |
US6549432B1 (en) * | 2002-02-28 | 2003-04-15 | Koninklijke Philips Electronics N.V. | Single-winding, multiple-output, bi-directional flyback converter |
NZ537120A (en) * | 2002-05-31 | 2008-07-31 | Univ Jefferson | Compositions and methods for transepithelial molecular transport |
US6756769B2 (en) * | 2002-06-20 | 2004-06-29 | O2Micro International Limited | Enabling circuit for avoiding negative voltage transients |
US7049710B2 (en) * | 2002-11-05 | 2006-05-23 | Square D Company | Power bus for distributed ride through capability |
JP3696604B2 (en) * | 2003-05-23 | 2005-09-21 | ローム株式会社 | DC-AC converter and AC power supply method |
US6809939B1 (en) * | 2003-07-28 | 2004-10-26 | Niko Semiconductor Co., Ltd. | Synchronous rectifying control circuit of flyback switching power supply |
DE10334338A1 (en) * | 2003-07-28 | 2005-03-03 | Friwo Mobile Power Gmbh | Controlled synchronous rectifier for regulating an output voltage of a switched-mode power supply |
US7506180B2 (en) * | 2005-03-10 | 2009-03-17 | Hewlett-Packard Development Company, L.P. | System and method for determining the power drawn from a switching power supply by counting the number of times a switching power supply switch is enabled |
US7756681B2 (en) * | 2005-03-10 | 2010-07-13 | Hewlett-Packard Development Company, L.P. | Power supply circuit |
KR101129388B1 (en) * | 2007-04-30 | 2012-03-26 | 삼성전자주식회사 | Power supply device having multiple outputs |
US8953343B2 (en) * | 2007-04-30 | 2015-02-10 | Samsung Electronics Co., Ltd. | Power supply apparatus having multiple outputs |
DE602007011834D1 (en) * | 2007-05-30 | 2011-02-17 | Power One Italy Spa | SYNCHRONOUS TRANSFORMERS WITH MULTIPLE OUTPUTS |
DE102007042084A1 (en) * | 2007-09-05 | 2009-03-26 | Continental Automotive Gmbh | Transducer circuit for supply of multiple output voltages from constant voltage source, has clocked primary coil powered by constant voltage source and secondary coil arrangement for induction of secondary current |
US8008960B2 (en) * | 2008-04-22 | 2011-08-30 | Cisco Technology, Inc. | Synchronous rectifier post regulator |
US8232674B2 (en) * | 2008-07-31 | 2012-07-31 | Astec International Limited | Multiple output isolated DC/DC power converters |
CN102130597B (en) * | 2011-03-18 | 2013-08-21 | 上海交通大学 | Switching power supply with single-stage high wide input voltage |
US8829825B2 (en) * | 2011-04-12 | 2014-09-09 | Exelis Inc. | Active rectifier for vehicles |
US9315166B2 (en) * | 2013-07-12 | 2016-04-19 | Fca Us Llc | Techniques for synchronous rectification control of DC-DC converters in electrified vehicles |
US10205381B1 (en) | 2018-05-10 | 2019-02-12 | Vlt, Inc. | Start-up control in power systems using fixed-ratio power conversion |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5336985A (en) * | 1992-11-09 | 1994-08-09 | Compaq Computer Corp. | Tapped inductor slave regulating circuit |
US6049471A (en) * | 1998-02-11 | 2000-04-11 | Powerdsine Ltd. | Controller for pulse width modulation circuit using AC sine wave from DC input signal |
US6069804A (en) * | 1998-07-28 | 2000-05-30 | Condor D.C. Power Supplies, Inc. | Bi-directional dc-to-dc power converter |
-
2001
- 2001-02-23 US US09/792,689 patent/US6330169B2/en not_active Expired - Lifetime
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1883152A3 (en) * | 2006-07-28 | 2008-07-23 | Samsung Electronics Co., Ltd. | Power supply and image forming device having the same |
US7933131B2 (en) | 2006-07-28 | 2011-04-26 | Samsung Electronics Co., Ltd. | Power supply and image forming device having the same |
US20110170885A1 (en) * | 2006-07-28 | 2011-07-14 | Samsung Electronics Co., Ltd. | Power supply and image forming device having the same |
US8456870B2 (en) | 2006-07-28 | 2013-06-04 | Samsung Electronics Co., Ltd. | Power supply and image forming device having the same |
US20080024092A1 (en) * | 2006-07-28 | 2008-01-31 | Samsung Electronics Co. | Power supply and image forming device having the same |
US20080298094A1 (en) * | 2007-06-01 | 2008-12-04 | Cuadra Jason E | Method and apparatus to control two regulated outputs of a flyback power supply |
JP2009095224A (en) * | 2007-06-01 | 2009-04-30 | Power Integrations Inc | Method and device for controlling two adjusting outputs of flyback power supply |
US7675761B2 (en) * | 2007-06-01 | 2010-03-09 | Power Integrations, Inc. | Method and apparatus to control two regulated outputs of a flyback power supply |
US8441814B2 (en) * | 2007-12-04 | 2013-05-14 | R. Stahl Schaltgeräte | Power supply having a voltage monitoring circuit |
US20110134662A1 (en) * | 2007-12-04 | 2011-06-09 | Fritz Frey | Blocking oscillator type converter |
JP2013518542A (en) * | 2010-01-22 | 2013-05-20 | 日本テキサス・インスツルメンツ株式会社 | Low power feedback and method for DC-DC converters and voltage regulators for energy harvesters |
WO2011090687A3 (en) * | 2010-01-22 | 2011-11-17 | Texas Instruments Incorporated | Low-power feedback and method for dc-dc converters and voltage regulators for energy harvesters |
WO2011090687A2 (en) * | 2010-01-22 | 2011-07-28 | Texas Instruments Incorporated | Low-power feedback and method for dc-dc converters and voltage regulators for energy harvesters |
US8222881B2 (en) | 2010-01-22 | 2012-07-17 | Texas Instruments Incorporated | Low-power feedback and method for DC-DC converters and voltage regulators for energy harvesters |
WO2015066221A1 (en) * | 2013-10-31 | 2015-05-07 | Dialog Semiconductor Inc. | Power converter with dynamic preload |
CN105684281A (en) * | 2013-10-31 | 2016-06-15 | 戴乐格半导体公司 | Power converter with dynamic preload |
US20160218628A1 (en) * | 2013-10-31 | 2016-07-28 | Dialog Semiconductor Inc. | Power converter with dynamic preload |
US9866123B2 (en) * | 2013-10-31 | 2018-01-09 | Dialog Semiconductor Inc. | Power converter with dynamic preload |
TWI577124B (en) * | 2016-05-03 | 2017-04-01 | 國立勤益科技大學 | Multi-output power converter |
US10845858B2 (en) * | 2018-07-12 | 2020-11-24 | Acbel Polytech Inc. | Power supply device with an electronic circuit breaker and method for controlling the same |
US20200019222A1 (en) * | 2018-07-12 | 2020-01-16 | Acbel Polytech Inc. | Power supply device with an electronic circuit breaker and method for controlling the same |
CN110972514A (en) * | 2018-07-31 | 2020-04-07 | 雅达电子国际有限公司 | Voltage supply to synchronous rectifier controller during low voltage output conditions |
CN108923660A (en) * | 2018-08-14 | 2018-11-30 | 无锡芯朋微电子股份有限公司 | A kind of synchronous rectifier converter |
US20220052614A1 (en) * | 2018-12-21 | 2022-02-17 | Silergy Semiconductor Technology (Hangzhou) Ltd | Switching circuit, synchronous rectification control circuit and control method thereof |
US11736030B2 (en) * | 2018-12-21 | 2023-08-22 | Silergy Semiconductor Technology (Hangzhou) Ltd | Switching circuit, synchronous rectification control circuit and control method thereof |
CN112436734A (en) * | 2020-11-17 | 2021-03-02 | 天津津航计算技术研究所 | Secondary PWM rectification multi-path output circuit |
CN113179034A (en) * | 2021-04-26 | 2021-07-27 | 长城电源技术有限公司 | Synchronous rectification control circuit |
Also Published As
Publication number | Publication date |
---|---|
US6330169B2 (en) | 2001-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6330169B2 (en) | Converter output regulation via channel resistance modulation of synchronous rectifiers | |
US7023186B2 (en) | Two stage boost converter topology | |
US5886508A (en) | Multiple output voltages from a cascaded buck converter topology | |
US8488355B2 (en) | Driver for a synchronous rectifier and power converter employing the same | |
US6069807A (en) | Compensation circuit method of operations thereof and converter employing the same | |
US6058026A (en) | Multiple output converter having a single transformer winding and independent output regulation | |
US8363430B2 (en) | Flyback DC-DC converter with feedback control | |
US9143047B2 (en) | Loosely regulated feedback control for high efficiency isolated DC-DC converters | |
US9488995B2 (en) | Voltage converter and voltage conversion method having multiple converter stages | |
US7501715B2 (en) | Multi-output DC-DC converter | |
US20030026115A1 (en) | Switching-type DC-DC converter | |
US5612862A (en) | Method and circuitry for controlling current reset characteristics of a magnetic amplifier control circuit | |
US9391523B2 (en) | Controller with constant current limit | |
US8169798B2 (en) | Synchronous rectifier circuit and multi-output power supply device using the same | |
US6778412B2 (en) | Synchronous converter with reverse current protection through variable inductance | |
US11418121B2 (en) | Auxiliary converter to provide operating power for a controller | |
US6487093B1 (en) | Voltage regulator | |
US11356010B2 (en) | Controller with frequency request circuit | |
US20230238892A1 (en) | Isolated dc-dc converter | |
JPH1169802A (en) | Synchronous rectification circuit | |
US20070133232A1 (en) | Technique to improve dynamic response of two-stage converters | |
US20050057951A1 (en) | Controlled synchronous rectifier for controlling an output voltage of a switched mode power supply | |
US5521808A (en) | Method and circuitry for controlling start-up characteristics of a magnetic amplifier control circuit | |
CN100474748C (en) | Switched mode power supply, and control circuit and method for controlling the same | |
JP4210804B2 (en) | Synchronous rectification type DC-DC converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CONDOR D.C. POWER SUPPLIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MULLETT, CHARLES E.;INGMAN, THOMAS M.;REEL/FRAME:011849/0924 Effective date: 20010510 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MELLON BANK, N.A., PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:SL INDUSTRIES, INC.;CEDAR CORPORATION;CONDOR D.C. POWER SUPPLIES, INC.;AND OTHERS;REEL/FRAME:012312/0902 Effective date: 20011213 |
|
AS | Assignment |
Owner name: LASALLE BUSINESS CREDIT, LLC, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:SL INDUSTRIES, INC.;SL DELAWARE, INC.;SL DELAWARE HOLDINGS, INC.;AND OTHERS;REEL/FRAME:013634/0746 Effective date: 20030106 Owner name: SL DELAWARE, INC., DELAWARE Free format text: TERMINATION OF SECURITY INTEREST;ASSIGNOR:MELLON BANK, N.A.;REEL/FRAME:013634/0742 Effective date: 20021219 Owner name: SL INDUSTRIES, INC., NEW JERSEY Free format text: TERMINATION OF SECURITY INTEREST;ASSIGNOR:MELLON BANK, N.A.;REEL/FRAME:013634/0742 Effective date: 20021219 |
|
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS AGENT, PENNSYLVANIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CONDOR DC POWER SUPPLIES, INC.;TEAL ELECTRONICS CORPORATION;RFL ELECTRONICS CORPORATION;AND OTHERS;REEL/FRAME:016945/0281 Effective date: 20050803 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: SL MONTEVIDEO TECHNOLOGY, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: CONDOR HOLDINGS, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: CEDAR CORPORATION, NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SLW HOLDINGS, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: CONDOR D.C. POWER SUPPLIES, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: WABER POWER, LTD., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SL SURFACE TECHNOLOGIES, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: TEAL ELECTRONICS CORPORATION, NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SL AUBURN, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: RFL ELECTRONICS, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SL DELAWARE, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SL DELAWARE HOLDINGS, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 Owner name: SL INDUSTRIES, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LASALLE BUSINESS CREDIT, LLC;REEL/FRAME:016987/0824 Effective date: 20050803 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:SL INDUSTRIES, INC.;SL DELAWARE, INC.;SL DELAWARE HOLDINGS, INC.;AND OTHERS;REEL/FRAME:021731/0146 Effective date: 20081023 |
|
AS | Assignment |
Owner name: SL POWER ELECTRONICS CORPORATION, CALIFORNIA Free format text: MEMORANDUM OF PATENT OWNERSHIP CHANGE;ASSIGNOR:CONDOR DC POWER SUPPLIES, INC.;REEL/FRAME:022343/0972 Effective date: 20090226 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
AS | Assignment |
Owner name: SL INDUSTRIES, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL DELAWARE, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL DELAWARE HOLDINGS, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: MTE CORPORATION, NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: RFL ELECTRONICS INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL MONTEVIDEO TECHNOLOGY, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: CEDAR CORPORATION, NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: TEAL ELECTRONICS CORPORATION, NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: MEX HOLDINGS LLC, NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL POWER ELECTRONIC CORPORATION, NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SLGC HOLDINGS, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SLW HOLDINGS, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL AUBURN, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: SL SURFACE TECHNOLOGIES, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0546 Effective date: 20120809 Owner name: CONDOR D.C. POWER SUPPLIES, INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:028795/0619 Effective date: 20120809 Owner name: PNC BANK, NATIONAL ASSOCIATION, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:SL INDUSTRIES, INC.;MTE CORPORATION;SL DELAWARE HOLDINGS, INC.;AND OTHERS;REEL/FRAME:028802/0081 Effective date: 20120809 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |