US20010028457A1 - Semiconductor device and alignment apparatus and alignment method for same - Google Patents
Semiconductor device and alignment apparatus and alignment method for same Download PDFInfo
- Publication number
- US20010028457A1 US20010028457A1 US09/875,879 US87587901A US2001028457A1 US 20010028457 A1 US20010028457 A1 US 20010028457A1 US 87587901 A US87587901 A US 87587901A US 2001028457 A1 US2001028457 A1 US 2001028457A1
- Authority
- US
- United States
- Prior art keywords
- alignment
- alignment marks
- detection means
- layer
- marks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7084—Position of mark on substrate, i.e. position in (x, y, z) of mark, e.g. buried or resist covered mark, mark on rearside, at the substrate edge, in the circuit area, latent image mark, marks in plural levels
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7076—Mark details, e.g. phase grating mark, temporary mark
Definitions
- the present invention relates to a semiconductor device, and an associated alignment apparatus and alignment method, and more particularly it relates to a semiconductor device having an alignment mark that occupies a reduced surface area, and an alignment apparatus suitable for this semiconductor device that shortens the alignment time.
- alignment marks as shown in FIG. 5, have a width in the scanning direction of (diffraction grating distance X) ⁇ (diffraction grating number of lines), this being a width of 100 m or greater, and because alignment is performed with a plurality of base layers, the alignment marks, as denoted by 21 and 22 in FIG. 5, inevitably occupy a considerable amount of surface area, this presenting the problem of hindering the achievement of a high degree of integration in the semiconductor integrated circuit.
- Known alignment apparatuses are such as described, for example, in Japanese Unexamined Patent Publication (KOKAI) No.63-237522, Japanese Examined Patent Publication (KOKOKU) No.1-20529, Japanese Examined Patent Publication (KOKOKU) No.2-63287, Japanese Unexamined Patent Publication (KOKAI) No.64-25413, but these alignment apparatuses do not solve the above-described problems.
- Another object of the present invention is to provide a novel alignment apparatus and alignment method that reduce the amount of time required to perform alignment.
- an embodiment of the present invention is a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from said first layer, wherein said first alignment marks and said second alignment marks are disposed so as to be at a distance from each other that is approximately a diffraction grating distance.
- a first aspect of an alignment apparatus is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment apparatus having a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew (the position offset) between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the position skew detected by the second detection means is within a prescribed value, and an alignment execution means that performs alignment by selecting the second alignment marks when the third detection means detects that the distribution of skew is within the prescribed value.
- the skew distribution is 3 ⁇ .
- the third aspect of an alignment apparatus is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment apparatus having a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the skew detected by the second detection means is within a prescribed value, a fourth detection means that corrects, from the position coordinates that are detected by the first detection means, the linear error component such as the position offset of the second alignment marks with respect to the first alignment marks, and detects the residual error thereof, a fifth detection means that detects whether or not the residual error detected by the fourth detection means is within a prescribed value, and an alignment execution means for performing alignment by selecting said second alignment marks in the case in which not only does said third detection means
- the second alignment marks are formed in a layer that is above the layer on which the first alignment marks are formed.
- the first and second alignment marks are disposed so as to be approximately as close to each other as the diffraction grating distance.
- the first aspect of an alignment method according to the present invention is an alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment method having a first step of determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second step of detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by first step, a third step of detecting whether or not the distribution of the position skew detected by the second step is within a prescribed value, a fourth step of performing alignment by selecting the second alignment marks when the third step detects that the position skew distribution was within the prescribed value.
- the second aspect of an alignment method according to the present invention is an alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment method having a first step of determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second step of detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by first step, a third step of detecting whether or not the distribution of the position skew detected by the second step is within a prescribed value, a fourth step of correcting the linear error component such as the offset of the second alignment marks with respect to the first alignment marks, using the position coordinates detected by the first step, and detecting the residual error thereof, a fifth step of detecting whether or not the residual error detected by the fourth step is within a prescribed value, and a sixth step of performing alignment by selecting the second alignment marks when the third step detects that the position skew distribution was within its prescribed value and also the fifth step detects
- a semiconductor device has first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer. Because the first alignment marks and the second alignment marks are disposed so as to be approximately as close to each other as the diffraction grating distance, the surface area occupied by the alignment marks on the chip is reduced, enabling a higher degree of integration.
- An alignment apparatus is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks on a second layer that is different from the first layer.
- This alignment apparatus has a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the position skew detected by the second detection means is within a prescribed value, and an alignment execution means that performs alignment by selecting the second alignment marks when the third detection means detects that the distribution of skew is within the prescribed value.
- FIG. 1 is a drawing that illustrates the alignment marks in a semiconductor device according to the present invention.
- FIG. 1( a ) being a plan view of the alignment marks
- FIG. 1( b ) being a drawing that shows the positional relationship between the chip and the alignment marks
- FIG. 1( c ) being a cross-sectional view that shows the condition of alignment marks formed on different layers.
- FIG. 2 is a functional block diagram that shows an embodiment of an alignment apparatus according to the present invention.
- FIG. 3 is a drawing that illustrates the linear error component such as offset.
- FIG. 4 is a functional block diagram that shows another embodiment of an alignment apparatus according to the present invention.
- FIG. 5 is a drawing that shows alignment marks in the according to the prior art.
- FIG. 1( a ) through FIG. 1( c ) are drawings that show an embodiment of semiconductor device according to the present invention, this showing a semiconductor device that has first alignment marks 1 formed on a first layer 5 and second alignment marks 2 formed on a second layer 6 , which is different from the first layer 5 , the first alignment marks 1 and the second alignment marks 2 being approximately as close to one another as the diffraction grating distance X.
- FIG. 2 is a functional block diagram of an alignment apparatus according to the present invention, this being an alignment apparatus for a semiconductor device that has first alignment marks 1 formed on a first layer 5 and second alignment marks 2 formed on a second layer 6 , which is different from the first layer 5 , the alignment apparatus having a first detection means 11 for determining the position coordinates of the second alignment marks 2 with respect to the first alignment marks 1 , a second detection means 12 for detecting the position skew (the position offset) ⁇ X between the first alignment marks 1 and the second alignment marks 2 , the positions of which was detected by the first detection means, a third detection means 13 that detects whether or not the distribution of the skew ⁇ X as detected by the second detection means 12 is within a prescribed value, and an alignment execution means 14 that performs alignment using the second alignment marks 2 when the third detection means 13 detects that the skew ⁇ X is within the prescribed value.
- a first detection means 11 for determining the position coordinates of the second alignment marks 2 with respect to the first alignment marks 1
- the alignment marks of FIG. 1 are the type of marks that are used to detect diffracted light by scanning while shining monochromatic light onto a diffraction grating, two of these marks, M 1 and M 2 , being provided adjacent to areas 7 in which chips are formed for the purpose of detection of position in the X and Y directions.
- the first and second marks are skewed by ⁇ X and exhibit dispersion as well.
- the lower-layer marks (indicated as white squares) formed in a first step are disposed to both the left and right, and the upper-layer marks (indicated by filled-in squares) formed in a second step are disposed between the marks 1 .
- the marks 1 formed by the first step and the marks 2 formed by the second step are disposed so that the distance between them is approximately the diffraction grating distance X, any positioning of these marks can be done.
- FIG. 2 is a functional block diagram of an alignment apparatus suitable for alignment of the above-described semiconductor device. This alignment device and the associated alignment method will be described with reference made to this block diagram.
- the reference numeral 11 denotes a first detection means for determining the position coordinates of the second alignment marks 2 with respect to the first alignment marks 1 , 12 is a second detection means for detecting the position skew ⁇ X between the second alignment marks 2 and the first alignment marks 1 , the positions of which was detected by the first detection means 11 , 13 is a third detection means that detects whether or not the distribution of the skew ⁇ X of the marks that was detected by the second detection means 12 is within a prescribed value of 3 ⁇ , and 14 is an alignment means that performs alignment by selecting the second alignment marks 2 when the third detection means 13 detects that the distribution of the skew ⁇ X is within the prescribed value of 3 ⁇ .
- the first alignment marks 1 and the second alignment marks 2 are skewed by an amount of ⁇ X (as indicated by the broken line, the second marks are skewed to the right), and the first alignment marks 1 and the second alignment marks 2 on the opposite side of the wafer 10 are skewed by an amount of ⁇ X (as indicated by the broken line, the second marks are skewed to the left).
- the residual error components are determined after correction and, if the residual error is within a set value, it is possible to perform alignment with good accuracy using the second alignment marks 2 .
- FIG. 4 is a block diagram that shows an embodiment of an alignment apparatus for the case of performing alignment by correction of linear error components such as offset.
- this alignment apparatus has a fourth detection means for correcting linear error components, such as offset in the position of the second alignment marks 2 with respect to the first alignment marks 1 , based on the position coordinates detected by the first detection means 11 , and detecting of the residual error thereof, a fifth detection means 16 for detecting whether or not the residual error detected by the fourth detection means 15 is within a prescribed value (for example, 3 ⁇ ), and an alignment execution means 17 that performs alignment by selecting the second alignment marks 2 , when not only does the third detection means 13 detect that the skew ⁇ X is within its prescribed value, but also the fifth detection means detects that the residual error is within its prescribed value.
- a fourth detection means for correcting linear error components, such as offset in the position of the second alignment marks 2 with respect to the first alignment marks 1 , based on the position coordinates detected by the first detection means 11 , and detecting of the residual error thereof
- a fifth detection means 16 for detecting whether or not the residual error detected by the fourth detection means 15 is within a prescribed value (for example, 3
- first and second alignment marks 1 and 2 are provided on an upper and lower layer, respectively, it should be considered that the present invention would apply as well to the case of image processing. And furthermore the present invention would apply to a group of alignment marks of more than 3 sets, in which each mark is disposed on a different layers.
- the alignment method according to the present invention automatically selects the optimum alignment marks based on the alignment residual error and signal waveform strength and, by doing so, improves the accuracy of alignment. Additionally, because alignment marks formed on different base layers are brought into proximity with each other, this is possible with a single scanning and detection pass, thereby shortening the time required for detection of alignment marks, as compared with the time required to detect alignment marks on different base layers in the past.
- the upper-layer and lower-layer alignment marks in a semiconductor device according to the present invention are disposed so as to be in mutual proximity, it is possible to reduce the amount of surface space the alignment marks occupy on a chip, thereby contributing to the achievement of a high degree of integration.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Length Measuring Devices By Optical Means (AREA)
Abstract
In a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer, the first alignment marks and second alignment marks are disposed so as to be approximately as close to each other as a diffraction grating distance X.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and an associated alignment apparatus and alignment method, and more particularly it relates to a semiconductor device having an alignment mark that occupies a reduced surface area, and an alignment apparatus suitable for this semiconductor device that shortens the alignment time.
- 2. Description of the Related Art
- In an alignment apparatus, when alignment marks that are formed in different base layers are used to perform alignment, in the case for example in which the alignment marks in the lowermost layer are used to perform alignment on the upper layer, because light used in the alignment passes through an interlayer film, an error occurs, this resulting in a reduction of alignment accuracy.
- In the case in which the alignment marks that are formed on the upper layer are used to achieve positioning, that is, alignment, between a mask and a wafer, because of the cumulative errors that are included in each mark formed in the various process steps, there is a problem with alignment error.
- In general, the selection of the ideal alignment marks to use is done at each alignment separately during the alignment steps.
- For this reason, because alignment upper layers is performed by detecting the alignment marks formed in each layer and comparing this data so as to select the best alignment mark, the processing of alignment took a great deal of time in the past.
- In the past, alignment marks, as shown in FIG. 5, have a width in the scanning direction of (diffraction grating distance X)×(diffraction grating number of lines), this being a width of 100 m or greater, and because alignment is performed with a plurality of base layers, the alignment marks, as denoted by21 and 22 in FIG. 5, inevitably occupy a considerable amount of surface area, this presenting the problem of hindering the achievement of a high degree of integration in the semiconductor integrated circuit.
- Known alignment apparatuses are such as described, for example, in Japanese Unexamined Patent Publication (KOKAI) No.63-237522, Japanese Examined Patent Publication (KOKOKU) No.1-20529, Japanese Examined Patent Publication (KOKOKU) No.2-63287, Japanese Unexamined Patent Publication (KOKAI) No.64-25413, but these alignment apparatuses do not solve the above-described problems.
- Accordingly, it is an object of the present invention to provide a solution to the drawbacks in the prior art as noted above, and in particular to provide a novel semiconductor device that alignment marks having a reduction in the surface area occupied on the semiconductor chip.
- Another object of the present invention is to provide a novel alignment apparatus and alignment method that reduce the amount of time required to perform alignment.
- In order to achieve the above-noted object, the present invention adopts the following basic technical constitution.
- Specifically, an embodiment of the present invention is a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from said first layer, wherein said first alignment marks and said second alignment marks are disposed so as to be at a distance from each other that is approximately a diffraction grating distance.
- A first aspect of an alignment apparatus according to the present invention is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment apparatus having a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew (the position offset) between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the position skew detected by the second detection means is within a prescribed value, and an alignment execution means that performs alignment by selecting the second alignment marks when the third detection means detects that the distribution of skew is within the prescribed value.
- In the second aspect of the present invention, the skew distribution is 3σ.
- The third aspect of an alignment apparatus according to the present invention is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment apparatus having a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the skew detected by the second detection means is within a prescribed value, a fourth detection means that corrects, from the position coordinates that are detected by the first detection means, the linear error component such as the position offset of the second alignment marks with respect to the first alignment marks, and detects the residual error thereof, a fifth detection means that detects whether or not the residual error detected by the fourth detection means is within a prescribed value, and an alignment execution means for performing alignment by selecting said second alignment marks in the case in which not only does said third detection means detect that said skew distribution is within its prescribed value, but also said fifth detection means detects that said residual error is within its prescribed value.
- In the fourth aspect of the present invention, the second alignment marks are formed in a layer that is above the layer on which the first alignment marks are formed.
- In the fifth aspect of the present invention, the first and second alignment marks are disposed so as to be approximately as close to each other as the diffraction grating distance.
- The first aspect of an alignment method according to the present invention is an alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment method having a first step of determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second step of detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by first step, a third step of detecting whether or not the distribution of the position skew detected by the second step is within a prescribed value, a fourth step of performing alignment by selecting the second alignment marks when the third step detects that the position skew distribution was within the prescribed value.
- The second aspect of an alignment method according to the present invention is an alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer, this alignment method having a first step of determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second step of detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by first step, a third step of detecting whether or not the distribution of the position skew detected by the second step is within a prescribed value, a fourth step of correcting the linear error component such as the offset of the second alignment marks with respect to the first alignment marks, using the position coordinates detected by the first step, and detecting the residual error thereof, a fifth step of detecting whether or not the residual error detected by the fourth step is within a prescribed value, and a sixth step of performing alignment by selecting the second alignment marks when the third step detects that the position skew distribution was within its prescribed value and also the fifth step detects that the residual error is within its prescribed value.
- A semiconductor device according to the present invention has first alignment marks formed on a first layer and second alignment marks formed on a second layer that is different from the first layer. Because the first alignment marks and the second alignment marks are disposed so as to be approximately as close to each other as the diffraction grating distance, the surface area occupied by the alignment marks on the chip is reduced, enabling a higher degree of integration.
- An alignment apparatus according to the present invention is an alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks on a second layer that is different from the first layer. This alignment apparatus has a first detection means for determining the position coordinates of the second alignment marks with respect to the first alignment marks, a second detection means for detecting the position skew between the first alignment marks and the second alignment marks, the position of which was detected by the first detection means, a third detection means that detects whether or not the distribution of the position skew detected by the second detection means is within a prescribed value, and an alignment execution means that performs alignment by selecting the second alignment marks when the third detection means detects that the distribution of skew is within the prescribed value. By virtue of this constitution, the selection of alignment marks does not require much time and, for this reason, the time required for alignment is shortened, and productivity is improved.
- FIG. 1 is a drawing that illustrates the alignment marks in a semiconductor device according to the present invention, with
- FIG. 1(a) being a plan view of the alignment marks,
- FIG. 1(b) being a drawing that shows the positional relationship between the chip and the alignment marks, and
- FIG. 1(c) being a cross-sectional view that shows the condition of alignment marks formed on different layers.
- FIG. 2 is a functional block diagram that shows an embodiment of an alignment apparatus according to the present invention.
- FIG. 3 is a drawing that illustrates the linear error component such as offset.
- FIG. 4 is a functional block diagram that shows another embodiment of an alignment apparatus according to the present invention.
- FIG. 5 is a drawing that shows alignment marks in the according to the prior art.
- Embodiments of a semiconductor device, and alignment apparatus, and an alignment method according to the present invention are described in detail below, with references being made the relevant accompanying drawings.
- FIG. 1(a) through FIG. 1(c) are drawings that show an embodiment of semiconductor device according to the present invention, this showing a semiconductor device that has
first alignment marks 1 formed on afirst layer 5 andsecond alignment marks 2 formed on asecond layer 6, which is different from thefirst layer 5, thefirst alignment marks 1 and thesecond alignment marks 2 being approximately as close to one another as the diffraction grating distance X. - FIG. 2 is a functional block diagram of an alignment apparatus according to the present invention, this being an alignment apparatus for a semiconductor device that has
first alignment marks 1 formed on afirst layer 5 andsecond alignment marks 2 formed on asecond layer 6, which is different from thefirst layer 5, the alignment apparatus having a first detection means 11 for determining the position coordinates of thesecond alignment marks 2 with respect to thefirst alignment marks 1, a second detection means 12 for detecting the position skew (the position offset) ΔX between thefirst alignment marks 1 and thesecond alignment marks 2, the positions of which was detected by the first detection means, a third detection means 13 that detects whether or not the distribution of the skew ΔX as detected by the second detection means 12 is within a prescribed value, and an alignment execution means 14 that performs alignment using thesecond alignment marks 2 when the third detection means 13 detects that the skew ΔX is within the prescribed value. - Another embodiment has a first detection means for determining the position coordinates of the
second alignment marks 2 with respect thefirst alignment marks 1, a second detection means 12 for detecting the position skew ΔX between thefirst alignment marks 1 and thesecond alignment marks 2, a third detection means 13 for detecting whether or not the distribution of the skew ΔX as detected by the second detection means 12 is within a prescribed value, a fourth detection means for correcting the linear error component such as offset of the position of thesecond alignment marks 2 with respect to thefirst alignment marks 1, based on the position coordinates that were detected by the first detection means 11 and detecting the residual error thereof, a fifth detection means 16 for detecting whether or not the residual error detected by the fourth detection means 15 is within a prescribed value, and an alignment means 17 for performing alignment by selecting thesecond alignment marks 2 when the third detection means 13 detects that the skew ΔX is within its prescribed value and also the fifth detection means 16 detects that the residual error is within its prescribed value. - The present invention is described in further detail below.
- The alignment marks of FIG. 1 (hereinafter simply referred to as marks) are the type of marks that are used to detect diffracted light by scanning while shining monochromatic light onto a diffraction grating, two of these marks, M1 and M2, being provided adjacent to areas 7 in which chips are formed for the purpose of detection of position in the X and Y directions.
- The first layer marks1 and the
marks 2 that are formed on a layer above the first layer a disposed so as to be approximately as close to each other as the diffraction grating distance X, these forming the marks M1 and M2. - Because of alignment error, stage movement error, mark positioning error on the reticule and other errors, the first and second marks are skewed by ΔX and exhibit dispersion as well.
- In FIG. 1(a), the lower-layer marks (indicated as white squares) formed in a first step are disposed to both the left and right, and the upper-layer marks (indicated by filled-in squares) formed in a second step are disposed between the
marks 1. As long as themarks 1 formed by the first step and themarks 2 formed by the second step are disposed so that the distance between them is approximately the diffraction grating distance X, any positioning of these marks can be done. - FIG. 2 is a functional block diagram of an alignment apparatus suitable for alignment of the above-described semiconductor device. This alignment device and the associated alignment method will be described with reference made to this block diagram.
- In FIG. 2, the
reference numeral 11 denotes a first detection means for determining the position coordinates of thesecond alignment marks 2 with respect to thefirst alignment marks second alignment marks 2 and thefirst alignment marks 1, the positions of which was detected by the first detection means 11, 13 is a third detection means that detects whether or not the distribution of the skew ΔX of the marks that was detected by the second detection means 12 is within a prescribed value of 3σ, and 14 is an alignment means that performs alignment by selecting thesecond alignment marks 2 when the third detection means 13 detects that the distribution of the skew ΔX is within the prescribed value of 3σ. - In the case in which the third detection means13 detects that the distribution of the skew ΔX is not within the prescribed value of 3σ, the alignment is performed by selecting the other alignment marks.
- Using an alignment apparatus according to the present invention configured in this manner, because the first layer marks1 and the
second layer marks 2 are approximately as close to each other as the diffraction grating distance X, it is possible to make a selection of the marks to be used automatically with a single scan, thereby enabling a shortening of the time required for alignment, in comparison with an alignment apparatus in the prior art. - In the above-noted case the detected signal waveform from the
marks 2 must absolutely, of course, be of good quality. - Next, another embodiment of the present invention will be described, with reference being made to FIG. 3 and FIG. 4.
- As shown in FIG. 3, the
first alignment marks 1 and thesecond alignment marks 2 are skewed by an amount of ΔX (as indicated by the broken line, the second marks are skewed to the right), and thefirst alignment marks 1 and thesecond alignment marks 2 on the opposite side of thewafer 10 are skewed by an amount of −ΔX (as indicated by the broken line, the second marks are skewed to the left). In a case such as this, because it is generally possible to perform correction of linear error components, the residual error components are determined after correction and, if the residual error is within a set value, it is possible to perform alignment with good accuracy using thesecond alignment marks 2. - FIG. 4 is a block diagram that shows an embodiment of an alignment apparatus for the case of performing alignment by correction of linear error components such as offset.
- In addition to the elements of the first embodiment, this alignment apparatus has a fourth detection means for correcting linear error components, such as offset in the position of the
second alignment marks 2 with respect to thefirst alignment marks 1, based on the position coordinates detected by the first detection means 11, and detecting of the residual error thereof, a fifth detection means 16 for detecting whether or not the residual error detected by the fourth detection means 15 is within a prescribed value (for example, 3σ), and an alignment execution means 17 that performs alignment by selecting thesecond alignment marks 2, when not only does the third detection means 13 detect that the skew ΔX is within its prescribed value, but also the fifth detection means detects that the residual error is within its prescribed value. - While the above description is for the case in which the first and
second alignment marks - By adopting the above-described constitution, the alignment method according to the present invention automatically selects the optimum alignment marks based on the alignment residual error and signal waveform strength and, by doing so, improves the accuracy of alignment. Additionally, because alignment marks formed on different base layers are brought into proximity with each other, this is possible with a single scanning and detection pass, thereby shortening the time required for detection of alignment marks, as compared with the time required to detect alignment marks on different base layers in the past.
- Additionally, because the upper-layer and lower-layer alignment marks in a semiconductor device according to the present invention are disposed so as to be in mutual proximity, it is possible to reduce the amount of surface space the alignment marks occupy on a chip, thereby contributing to the achievement of a high degree of integration.
Claims (8)
1. A semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer being different from said first layer, wherein said first alignment marks and said second alignment marks are disposed so as to be at a distance from each other that is approximately a diffraction grating distance.
2. An alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on said second layer, said alignment apparatus comprising:
a first detection means for determining the position of said second alignment marks with respect to said first alignment marks;
a second detection means for detecting the skew between the position of said second alignment marks and the position of said first alignment marks that are detected by said first detection means;
a third detection means for detecting whether or not the distribution of the skew detected by said second detection means is within a prescribed value; and
an alignment execution means for performing alignment by selecting said second alignment marks in the case in which said third detection means detects that said skew distribution is within said prescribed value.
3. An alignment apparatus according to , wherein said prescribed value is a distribution of 3σ.
claim 2
4. An alignment apparatus for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer, said alignment apparatus comprising:
a first detection means for detecting the position of said second alignment marks with respect to said first alignment marks;
a second detection means for detecting the skew between the position of said second alignment marks and the position of said first alignment marks that are detected by said first detection means;
a third detection means for detecting whether or not the distribution of skew detected by said second detection means is within a prescribed value;
a fourth detection means for correcting a linear error component such as position offset of said second alignment marks with respect to said first alignment marks, and detecting the residual error thereof;
a fifth detection means for detecting whether or not said residual error detected by said fourth detection means is within a prescribed value; and
an alignment execution means for performing alignment by selecting said second alignment marks in the case in which not only does said third detection means detect that said skew distribution is within its prescribed value, but also said fifth detection means detects that said residual error is within its prescribed value.
5. An alignment apparatus according to , wherein said second alignment marks are formed on a layer that is disposed above the layer on which said first alignment marks are formed.
claim 2
6. An alignment apparatus according to , wherein said first alignment marks and said second alignment marks are disposed so as to be approximately as close to each other as a diffraction grating distance.
claim 2
7. An alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer being different from said first layer, said alignment apparatus comprising:
a first step of determining the position coordinates of said second alignment marks with respect to said first alignment marks;
a second step of detecting the skew between the position of said second alignment marks and the position of said first alignment marks that are detected at the first step;
a third step of detecting whether or not the distribution of said skew detected at said second step is within a prescribed value;
a fourth step of performing alignment by selecting said second alignment marks, when the distribution of said skew is detected as being within said prescribed value in the third step.
8. An alignment method for a semiconductor device having first alignment marks formed on a first layer and second alignment marks formed on a second layer being different from said first layer, said alignment apparatus comprising:
a first step of determining the position coordinates of said second alignment marks with respect to said first alignment marks;
a second step of detecting the skew between the position of said second alignment marks and the position of said first alignment marks that are detected at the first step;
a third step of detecting whether or not the distribution of said skew detected at said second step is within a prescribed value;
a fourth step of correcting a linear error component such as the position offset of said second alignment marks with respect to the first alignment marks, based on said position coordinates detected at said first step, and detecting the residual error thereof;
a fifth step of determining whether or not said residual error detected at said fourth step is within a prescribed value; and
a sixth step of performing alignment by selecting said second alignment marks, if not only at said third step the distribution of said skew is detected as being within its prescribed value but also at said fifth step said residual error is detected as being within its prescribed value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/875,879 US20010028457A1 (en) | 1998-04-02 | 2001-06-08 | Semiconductor device and alignment apparatus and alignment method for same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10089885A JP3067732B2 (en) | 1998-04-02 | 1998-04-02 | Semiconductor device alignment device and alignment method |
JP89885/1998 | 1998-04-02 | ||
US09/285,024 US6271919B1 (en) | 1998-04-02 | 1999-04-01 | Semiconductor device and alignment apparatus and alignment method for same |
US09/875,879 US20010028457A1 (en) | 1998-04-02 | 2001-06-08 | Semiconductor device and alignment apparatus and alignment method for same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/285,024 Division US6271919B1 (en) | 1998-04-02 | 1999-04-01 | Semiconductor device and alignment apparatus and alignment method for same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010028457A1 true US20010028457A1 (en) | 2001-10-11 |
Family
ID=13983223
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/285,024 Expired - Fee Related US6271919B1 (en) | 1998-04-02 | 1999-04-01 | Semiconductor device and alignment apparatus and alignment method for same |
US09/875,879 Abandoned US20010028457A1 (en) | 1998-04-02 | 2001-06-08 | Semiconductor device and alignment apparatus and alignment method for same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/285,024 Expired - Fee Related US6271919B1 (en) | 1998-04-02 | 1999-04-01 | Semiconductor device and alignment apparatus and alignment method for same |
Country Status (3)
Country | Link |
---|---|
US (2) | US6271919B1 (en) |
JP (1) | JP3067732B2 (en) |
KR (1) | KR100319999B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080023855A1 (en) * | 2000-08-30 | 2008-01-31 | Kla-Tencor Corporation | Overlay marks, methods of overlay mark design and methods of overlay measurements |
US20080138623A1 (en) * | 2006-12-12 | 2008-06-12 | Asml Netherlands B.V. | Substrate comprising a mark |
US20080212057A1 (en) * | 2006-12-12 | 2008-09-04 | Asml Netherlands B.V. | Substrate comprising a mark |
CN105321864A (en) * | 2014-07-17 | 2016-02-10 | 东和株式会社 | Method and device for cutting substrate |
CN106531721A (en) * | 2015-09-09 | 2017-03-22 | 株式会社东芝 | Semiconductor device, inspection pattern arrangement method and method of manufacturing semiconductor device |
US10461038B1 (en) * | 2018-08-31 | 2019-10-29 | Micron Technology, Inc. | Methods of alignment marking semiconductor wafers, and semiconductor packages having portions of alignment markings |
EP4080287A1 (en) * | 2021-04-21 | 2022-10-26 | Canon Kabushiki Kaisha | Processing system, processing method, measurement apparatus, substrate processing apparatus and article manufacturing method |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100598091B1 (en) * | 1999-10-29 | 2006-07-07 | 삼성전자주식회사 | Wafer repair system having wafer chuck |
KR100373714B1 (en) * | 2001-05-08 | 2003-02-25 | 아남반도체 주식회사 | Alignment method of stepper |
CN100337089C (en) * | 2002-09-20 | 2007-09-12 | Asml荷兰有限公司 | Device detection |
KR100608350B1 (en) * | 2002-11-25 | 2006-08-09 | 주식회사 하이닉스반도체 | Overlay vernier for improving accuracy of overlay reading and Method for manufacturing the same |
US7351779B2 (en) * | 2005-11-22 | 2008-04-01 | Exxonmobil Chemical Patents Inc. | Polymerization process and reactor system |
US8627134B2 (en) | 2007-07-13 | 2014-01-07 | SK Hynix Inc. | Semiconductor apparatus and local skew detecting circuit therefor |
KR100892646B1 (en) | 2007-07-13 | 2009-04-09 | 주식회사 하이닉스반도체 | Circuit for Detecting Local Skew of Semiconductor Memory Apparatus |
KR20120086073A (en) | 2011-01-25 | 2012-08-02 | 삼성전자주식회사 | Overlay measurement method and apparatus thereof |
US8455162B2 (en) | 2011-06-28 | 2013-06-04 | International Business Machines Corporation | Alignment marks for multi-exposure lithography |
JP2014072313A (en) * | 2012-09-28 | 2014-04-21 | Toshiba Corp | Alignment measurement system, superposition measurement system, and manufacturing method for semiconductor device |
CN109816729B (en) * | 2019-04-02 | 2020-12-29 | 英特尔产品(成都)有限公司 | Reference alignment pattern determination method and apparatus for visual alignment |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2550979B2 (en) | 1987-03-26 | 1996-11-06 | 株式会社ニコン | Alignment method |
JPS6420529A (en) | 1987-07-15 | 1989-01-24 | Canon Kk | Shutter for camera |
JPS6425413A (en) | 1987-07-22 | 1989-01-27 | Hitachi Ltd | Optical aligner |
JPH0263287A (en) | 1988-08-30 | 1990-03-02 | Canon Inc | Television telephone set |
JPH02150013A (en) | 1988-11-30 | 1990-06-08 | Sony Corp | Alignment method |
JPH0629183A (en) | 1992-07-07 | 1994-02-04 | Seiko Epson Corp | Aligning method, aligner and manufacture of semiconductor device |
JP3884098B2 (en) * | 1996-03-22 | 2007-02-21 | 株式会社東芝 | Exposure apparatus and exposure method |
-
1998
- 1998-04-02 JP JP10089885A patent/JP3067732B2/en not_active Expired - Lifetime
-
1999
- 1999-04-01 US US09/285,024 patent/US6271919B1/en not_active Expired - Fee Related
- 1999-04-01 KR KR1019990011415A patent/KR100319999B1/en not_active IP Right Cessation
-
2001
- 2001-06-08 US US09/875,879 patent/US20010028457A1/en not_active Abandoned
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080023855A1 (en) * | 2000-08-30 | 2008-01-31 | Kla-Tencor Corporation | Overlay marks, methods of overlay mark design and methods of overlay measurements |
US8330281B2 (en) * | 2000-08-30 | 2012-12-11 | Kla-Tencor Technologies Corporation | Overlay marks, methods of overlay mark design and methods of overlay measurements |
US20080138623A1 (en) * | 2006-12-12 | 2008-06-12 | Asml Netherlands B.V. | Substrate comprising a mark |
US20080212057A1 (en) * | 2006-12-12 | 2008-09-04 | Asml Netherlands B.V. | Substrate comprising a mark |
US8609441B2 (en) * | 2006-12-12 | 2013-12-17 | Asml Netherlands B.V. | Substrate comprising a mark |
US8722179B2 (en) | 2006-12-12 | 2014-05-13 | Asml Netherlands B.V. | Substrate comprising a mark |
CN105321864A (en) * | 2014-07-17 | 2016-02-10 | 东和株式会社 | Method and device for cutting substrate |
CN106531721A (en) * | 2015-09-09 | 2017-03-22 | 株式会社东芝 | Semiconductor device, inspection pattern arrangement method and method of manufacturing semiconductor device |
US10461038B1 (en) * | 2018-08-31 | 2019-10-29 | Micron Technology, Inc. | Methods of alignment marking semiconductor wafers, and semiconductor packages having portions of alignment markings |
US10756022B2 (en) * | 2018-08-31 | 2020-08-25 | Micron Technology, Inc. | Methods of alignment marking semiconductor wafers, and semiconductor packages having portions of alignment markings |
EP4080287A1 (en) * | 2021-04-21 | 2022-10-26 | Canon Kabushiki Kaisha | Processing system, processing method, measurement apparatus, substrate processing apparatus and article manufacturing method |
US11726412B2 (en) | 2021-04-21 | 2023-08-15 | Canon Kabushiki Kaisha | Processing system, processing method, measurement apparatus, substrate processing apparatus and article manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
JPH11288865A (en) | 1999-10-19 |
JP3067732B2 (en) | 2000-07-24 |
US6271919B1 (en) | 2001-08-07 |
KR19990082828A (en) | 1999-11-25 |
KR100319999B1 (en) | 2002-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6271919B1 (en) | Semiconductor device and alignment apparatus and alignment method for same | |
JP2666859B2 (en) | Semiconductor device with vernier pattern for alignment | |
USRE45245E1 (en) | Apparatus and methods for determining overlay of structures having rotational or mirror symmetry | |
US10199330B2 (en) | Alignment mark arrangement, semiconductor workpiece, and method for aligning a wafer | |
KR0170909B1 (en) | Overlay detecting method of semiconductor device | |
US6841890B2 (en) | Wafer alignment mark for image processing including rectangular patterns, image processing alignment method and method of manufacturing semiconductor device | |
US11604421B1 (en) | Overlay mark, overlay measurement method and semiconductor device manufacturing method using the overlay mark | |
US6421456B1 (en) | Semiconductor wafer on which recognition marks are formed and method for sawing the wafer using the recognition marks | |
US9766559B2 (en) | Edge-dominant alignment method in exposure scanner system | |
US7916295B2 (en) | Alignment mark and method of getting position reference for wafer | |
US6536130B1 (en) | Overlay mark for concurrently monitoring alignment accuracy, focus, leveling and astigmatism and method of application thereof | |
CN111007703B (en) | Alignment method of photoetching machine | |
US6396160B1 (en) | Fill strategies in the optical kerf | |
US7063989B2 (en) | Method of aligning a semiconductor substrate with a semiconductor alignment apparatus | |
JP2595962B2 (en) | Semiconductor device | |
KR20010021289A (en) | A method for electron beam exposure and a method for manufacturing a semiconductor device | |
KR100408722B1 (en) | Stepper alignment mark | |
US6730528B1 (en) | Mask set for measuring an overlapping error and method of measuring an overlapping error using the same | |
JP2001033942A (en) | Photomask, exposure device and semiconductor wafer | |
KR0161119B1 (en) | Alignment key in semiconductor and method of alignment using the same | |
JPH0888256A (en) | Pattern superposition check method | |
KR20080061031A (en) | Overlay mark and method for testing of mask align using the same | |
KR19990070863A (en) | Overlay measurement key and overlay measurement method using the same | |
Chen et al. | Nikon stepper process program parameter optimization and overlay improvement | |
JPH07263294A (en) | Method of alignment in electron beam exposure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013764/0362 Effective date: 20021101 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |