US20010017414A1 - Flip chip with integrated mask and underfill - Google Patents

Flip chip with integrated mask and underfill Download PDF

Info

Publication number
US20010017414A1
US20010017414A1 US09/850,808 US85080801A US2001017414A1 US 20010017414 A1 US20010017414 A1 US 20010017414A1 US 85080801 A US85080801 A US 85080801A US 2001017414 A1 US2001017414 A1 US 2001017414A1
Authority
US
United States
Prior art keywords
underfill
contact site
underfill material
substrate
solderable contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/850,808
Inventor
Kenneth Gilleo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alpha Assembly Solutions Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/266,166 external-priority patent/US6228678B1/en
Application filed by Individual filed Critical Individual
Priority to US09/850,808 priority Critical patent/US20010017414A1/en
Assigned to FRY'S METALS, INC., D/B/A ALPHA METALS, INC. reassignment FRY'S METALS, INC., D/B/A ALPHA METALS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BLUMEL, DAVID, GILLEO, KENNETH BURTON
Publication of US20010017414A1 publication Critical patent/US20010017414A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H01L2224/1148—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73101—Location prior to the connecting process on the same surface
    • H01L2224/73103—Bump and layer connectors
    • H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Definitions

  • the present invention relates to a novel flip chip design. More particularly, the present invention relates to a flip chip which incorporates solder bumps, flux and an underfill material, wherein the underfill material acts as a mask during application of the solder bumps.
  • circuit boards In the electronics industry, electrical components such as resisters, capacitors, inductors, transistors, integrated circuits, chip carriers and the like are typically mounted on circuit boards in one of two ways. In the first way, the components are mounted on one side of the board and leads from the components extend through holes in the board and are soldered on the opposite side of the board. In the second way, the components are soldered to the same side of the board upon which they are mounted. These latter devices are said to be “surface-mounted.”
  • flip chips comprises integrated circuit devices having numerous connecting leads attached to pads mounted on the underside of the device.
  • the circuit board or the chip is provided with small bumps or balls of solder (hereafter “bumps” or “solder bumps”) positioned in locations which correspond to the pads on the underside of each chip and on the surface of the circuit board.
  • the chip is mounted by (a) placing it in contact with the board such that the solder bumps become sandwiched between the pads on the board and the corresponding pads on the chip; (b) heating the assembly to a point at which the solder is caused to reflow (i.e., melt); and (c) cooling the assembly. Upon cooling, the solder hardens, thereby mounting the flip chip to the board's surface.
  • Tolerances in devices using flip chip technology are critical, as the spacing between individual devices as well as the spacing between the chip and the board is typically very small. For example, spacing of such chips from the surface of the board is typically in the range of 0.5-3.0 mil and is expected to approach micron spacing in the near future.
  • thermoset epoxies In order to minimize thermomechanical fatigue resulting from different thermal expansions, thermoset epoxies have been used. Specifically, these epoxies are used as an underfill material which surrounds the periphery of the flip chip and occupies the space beneath the chip between the underside of the chip and the board which is not occupied by solder. Such epoxy systems provide a level of protection by forming a physical barrier which resists or reduces different expansions among the components of the device.
  • underfill has solved the thermal mismatch problem for flip chips on printed circuit boards, it has created significant difficulties in the manufacturing process.
  • the underfill A must be applied off-line using special equipment.
  • the underfill is applied to up to three edges of the assembled flip chip and allowed to flow all the way under the chip.
  • additional underfill is dispensed to the outer edges so as to form a fillet making all four edges symmetrical. This improves reliability and appearance.
  • the assembly is baked in an oven to harden the underfill. This process, which may take up to several hours, is necessary to harden and fully cure the underfill.
  • the underfill solves the thermal mismatch problem and provides a commercially viable solution, a simpler manufacturing method would be desirable.
  • the present invention relates to an integrated circuit assembly comprising a semiconductor wafer which includes solder bumps, flux, and an underfill material.
  • the invention relates to an integrated circuit assembly which includes a substrate having a plurality of solderable contact sites on one surface and a plurality of solder bumps positioned on that surface such that each of the solderable contact sites has one solder bump associated with and affixed to each solderable contact site.
  • Each site further includes a flux material which covers at least a portion of each solder bump and an underfill material which occupies the space defined between each of the solder bumps.
  • the underfill material is of a depth such that at least a flux covered portion of each solder bump extends above the underfill.
  • the underfill material is applied to the wafer prior to applying the solder bumps.
  • the underfill can then be processed to convert it into a mask to assist in placement of the bumps onto the wafer surface.
  • the present invention also relates to a method for making an integrated circuit assembly which includes the steps of providing a substrate having a plurality of solderable contact sites on a surface thereof.
  • An underfill material is applied to the surface of the substrate.
  • the underfill is treated to form gaps therein at each of the solderable contact sites.
  • the resulting underfill mask simplifies application of the solder bumps to the wafer in a manner such that each of the solderable contact sites has one solder bump associated with it.
  • Each solder bump is then mounted to its associated contact site.
  • a flux material is applied to the solder bumps in a manner such that at least a portion of each solder bump is provided with flux.
  • the resulting wafer is characterized in that the underfill occupies the space defined between each of the solder bumps and has a depth such that at least a flux covered portion of each solder bump extends through the underfill.
  • the invention relates to a process for affixing a flip chip to a circuit board.
  • the method involves providing a printed circuit board having a plurality of solderable contact sites on a surface, providing an integrated circuit chip of the type described above (i.e., a chip having solder bumps, flux and an underfill material present on its surface), and positioning the integrated circuit chip relative to the printed circuit board such that each solder bump is in contact with a solderable contact site on the printed circuit board.
  • the integrated circuit chip assembly is heated to a temperature sufficiently high to melt the solder and the underfill material. Subsequently, the assembly is allowed to cool to a temperature which allows the solder and underfill material to solidify.
  • FIG. 1 is a schematic depiction of one embodiment of the invention in which a wafer has an underfill material formed thereon prior to application of solder bumps.
  • FIG. 2 is a schematic depiction of the device in FIG. 1 in which the underfill material has been treated to form apertures therein, the apertures allowing the underfill to act as a mask during solder bump application.
  • FIG. 3 is a schematic depiction of the device of FIG. 2 following application of solder bumps.
  • FIG. 4 is a schematic depiction of the device of FIG. 3 showing application of a flux layer over the solder bumps.
  • FIG. 5 is a schematic depiction of an alternate embodiment of the device of FIG. 4 showing application of a flux layer over the solder bumps only.
  • the present method provides a unique method of applying an underfill to a flip chip wafer.
  • a coatable underfill material typically a composite of a dissolved polymer and a solid filler in a solvent
  • the preferred material is a thermoplastic, such as StaystikTM, commercially available from Alpha Metals, Inc.
  • This material is then modified with a predetermined amount of an appropriate filler to provide the underfill with a coefficient of thermal expansion (CTE) that approximates that of the solder joints which will be formed by the bumps.
  • CTE coefficient of thermal expansion
  • a mineral filler such as silicon dioxide is preferred.
  • the preferred CTE of the resulting underfill material is approximately 25 ppm/° C., although values of up to about 45 ppm/° C. are also envisioned. Even after processing the CTE of the underfill cannot become greater than about 60 ppm/° C., because this can cause detrimental thermomechanical stresses at the solder joints.
  • the preferred filler material is spherical and has a diameter less than the high of the solder bumps that will be applied to the wafer. Thus, as typical filler ranges in size from about 3 microns to about 15 microns. While silicon dioxide is preferred because of its ready availability, other non-electrically conductive materials such as aluminum nitride, aluminum oxide and beryllium oxide can be use as well.
  • a solvent, or solvent blend, which is compatible with each of the components is selected.
  • suitable solvents are included many common oxygenated, nitrogen-containing solvents as well as many polar aromatic solvents.
  • the particular solvent system chosen should have evaporation and boiling points that allow removal of the solvent in the environment of a drying oven once the wafer is coated with the underfill material. Suitable solvents can be found in the Staystik pastes available from Alpha Metals, Inc.
  • the underfill material is applied directly to the face, or active, side of the wafer prior to bumping.
  • Semiconductor wafers typically have access, or bonding, pads formed of aluminum. Such pads are typically made solderable prior to bumping and, in this case, prior to applying the underfill material.
  • the access pads are rendered solderable by depositing a solderable finish, often referred to as under bump metallization (UBM).
  • UBM under bump metallization
  • the underfill solution can be formulated to have the correct rheology for application to the wafer using any of a number of methods. For example, since the ratio of solvent to solids in the solution determines the viscosity of the solution, it is possible to formulate underfill solutions that can be applied using different methods. Since the solvent is substantially entirely evaporated after application of the underfill solution to the wafer, the resulting, solid underfill layer can have the composition regardless of the initial viscosity and percent solids of the underfill solution. This results because the solvent acts simply as a vehicle for carrying the solids during underfill application.
  • the underfill solution can be applied by spin coating, a common semiconductor processing method in which liquid is deposited onto a spinning wafer in order to provide a smooth and level coating.
  • a wafer spin rate of about 1200 RPM yields a smooth coating.
  • a second method is stencil printing. This method requires a more viscous material that is produced using less solvent.
  • the thixotropic index (i.e., change in viscosity as a result of mechanical shearing), can also be adjusted, using thixotropic additives, to improve printing characteristics.
  • the thickness of the stencil determines the amount of material applied to the wafer.
  • the amount of solvent contained in the underfill solution determines the amount of thickness reduction that occurs in the underfill during drying and solvent evacuation. Thus, it is necessary to consider both the stencil thickness and the solvent percent of the underfill solution in order to precisely control the thickness of the applied underfill.
  • a dry underfill thickness range of about 25 to about 125 microns is suitable and will depend on the height of the bumps to be produced at a later stage.
  • the thickness of the underfill layer is selected to preferably be from about 50 to about 80% of the bump height to allow form the bumps to collapse during the solder reflow step.
  • the coating is then dried by heating it in an oven or by direct heating of the wafer. It has been found to be advantageous to heat the wafer while simultaneously using a forced hot air oven to help drive solvent out of the coating. Combined top and bottom heating can eliminate any tendency to trap solvent in the underfill layer by a process known as “skinning” in which the surface of the underfill material dries prematurely and forms a film (i.e., a skin) that acts as a barrier to further solvent evacuation. If drying is carried out properly, the resulting underfill material is non-tacky and amenable to handling.
  • the coating composition can be cast onto a release paper -and then dried into a film.
  • the film can be cut into a proper shape, called a preform, and applied to the wafer. Heating, with the application of pressure, will cause the underfill layer to bond to the wafer.
  • openings must be formed in the underfill film at each interconnect pad location.
  • the openings are formed using laser machining techniques.
  • Excimer lasers for example, can be used to create openings in polymeric films by a photoablation process in which ultra-violet radiation causes the long-chain polymers to break down into small volatile by-products. Patterning can be achieved using either a pattern mask or a directed beam. Optical defraction grating patterning methods are also available. Photoablation is particularly suitable for the present application because it occurs with only a minimum amount of heating and does not damage the wafers.
  • the process parameters can be set so that machining stops when the metal layer below the underfill is exposed, thereby making the process self-limiting. This is not always necessary, however, since many metals are resistant to laser ablation.
  • UV lasers are preferred, other lasers, such as infrared (IR) lasers can be used as well.
  • Bumps of a suitable solder alloy are next applied to the wafer using the underfill as a mask which exposes only those section of the wafer which are to have solder bumps applied, i.e., the exposed pad areas of the wafer.
  • Any bumping methods that do not require mask removal may be employed.
  • electroless plating can be used.
  • the method does not typically require a mask, a high aspect ratio of plated material can be provided using the mask, and in the case of solder bumps, such high aspect ratios are desirable.
  • under bump metallization (described above) can be eliminated since the zincate treatment makes the aluminum platable by nickel.
  • Bumps made only from solder may be made by starting with solder pastes that are widely available. Stenciling, screen printing, pin transfer and other methods can also apply solder paste. Once the paste has been applied, the bump is formed by melting (i.e., reflowing) the paste. It is necessary to control the conditions at this point, however, because the underfill can soften or even liquefy into a viscous state if it is heated too much during the solder reflow process.
  • solder bumping methods include metal fluid jetting, or inverting the wafer and passing it over a solder wave or fountain of molten solder.
  • Flux is deposited onto the protruding solder bumps since it is not required on the face of the die. Since the solder bumps protrude above the surface of the underfill material, a number of methods can be used. For example, a thin layer of liquid flux can be coated onto a flat plat of glass. The wafer is then placed, bumps down, onto the thin film of flux and then withdrawn. A thin coating of flux, which can be subsequently dried, will remain on the bumps. Other methods such as roller coating, screen printing and tamp printing can be used as well.
  • the wafer is ready to be diced, or singulated, to produce individual flip chips. Any of a wide variety of the methods known in the art for dicing wafers can be employed to that end.
  • the sole requirement of the inventive wafers is that the process be such that it does not interfere with the underfill material applied to the wafer/chip surfaces.
  • substrate is intended to mean a circuit board, a chip carrier, another semiconductor device or a metal lead frame. It is not necessary to add flux, although flux may be added for special reasons such as compensating for excessive oxide on substrate pads, or the need to hold the flip chip in place during assembly.
  • the positioned chip is then run through a solder reflow line commonly used for assembly.
  • a multi-zone oven, with individual heat controls that permit a heating profile is preferred.
  • the flux melts at a temperature ranging from about 80° C. to about 140° C.
  • the melting point is determined by selecting fluxes having epoxy resins with the appropriate melting point. Flux composition will be described in greater detail below.
  • the underfill softens and may also melt depending upon the resin selected. Like the fluxes, underfill composition will be described in greater detail below.
  • the solder bumps finally melt and form metallurgical joints to the substrate.
  • a standard flip chip bonder that can apply heat and pressure can be employed instead of the reflow oven.
  • the flip chip coated with the flux and underfill is placed into contact with the conductive pads on the circuit board and heat from the bonder head will activate the flux, form joints by reflowing the solder bumps, and cause the underfill and flux system to bond tightly to the board.
  • the use of a standard flip chip bonder would allow a flip chip to be assembled to a board that already contained mounted components. This method could also be used to assemble a chip at a site that is being reworked.
  • Reworking is desirable in situations in which a chip mounting step has failed to properly position the chip on the board. Specifically, the assembly of fine pitch, high-density components can result in misalignments and failed connections. Furthermore, since it is difficult to filly test an unpackaged device such as a flip chip, it becomes desirable to be able to remove the chip if final testing indicates that the chip is not operating optimally, either through a fault with the chip or as a result of improper mounting. Thermoset underfills do not allow the assembly to be reworked since thermosets cannot be melted once they have crosslinked.
  • the present invention eliminates the problems associated with thermoset underfills by incorporating a thermoplastic resin as the main component of the underfill.
  • the chip can be removed by raising the chip temperature to above the melting point of the solder (approximately 183° C. for tin/lead solder) and above the de-bonding temperature of the underfill resin.
  • the rework temperature must be above the solder reflow temperature, but less than about 220° C. depending on the circuit substrate.
  • An average rework temperature would be about 200° C.
  • the temperature can be higher if localized heat is used; for example, in an alternate embodiment, a chip bonder could be used to remove chips from a substrate post-bonding.
  • the underfill may also include a B-staged thermoset that will de-polymerize at an elevated temperature.
  • thermoplastic resins include phenoxy, acrylic, methacrylic, polycarbonate, polyamides, polybutene, polyesters and some polyolefins. It is noted that the underfill does not need to be melted, rather, it is only necessary for the underfill to soften for de-bonding. Desirable polymers for use as thermoplastic underfill materials include thermoplastic die attach adhesives available from Alpha Metals under the trade name Staystik. Such materials can be de-bonded cleanly at elevated temperatures. Thus, when such materials are used, the thermoplastic film can be pealed away from both the chip and the circuit at elevated temperatures, leaving no residue.
  • the underfill can be made from a resin that is known to debond when a specific solvent is applied.
  • a resin system is a temporary attach adhesive available from Alpha Metals under the trade name Staystik 393.
  • Underfills made with Staystik can be modified to contain a low expansion inorganic filler, preferably, a spherically-shaped silica of about 5 to about 15 microns in diameter.
  • the underfill should comprise about 60-70% by weight silica and about 20- 30% resin. Note that one advantage of using Staystik 393 is that it does not dissolve, but does debond in the presence of alcohol, thereby providing a system by which any residue can be easily removed.
  • an underfill made with resins of the type described above would allow the underfill to debond by adding alcohol around the chip site. That not withstanding, however, the solder joints would still have to be heated to solder reflow temperatures to allow the chip to be removed.
  • the present invention recognizes that flux is required only at the areas of the solder bumps, and not in the spaces in between those connecting elements. Thus, the present invention separates the flux from the underfill in the regions between the solder bumps.
  • additives tailored to each individual component may be added to provide both the flux and the underfill with desired properties.
  • the underfill can be a thermoplastic that de-bonds at elevated temperatures, or the flux layer can be designed to de-bond.
  • the flux can convert to a strongly-bonded polymer after its mission as a flux has been accomplished, and the underfill can have the debonding properties. As such, a system in which the flux and underfill are maintained as separate entities is extremely versatile.
  • the underfill material is preferably a thermoplastic or a thermoset having a very low crosslink density.
  • the underfill material is filled with a low expansion inorganic particulate material such as silica.
  • the resulting underfill should preferably have a coefficient of thermal expansion (CTE) that approximates that of the solder joint or other joining material.
  • CTE coefficient of thermal expansion
  • the CTE should range from approximately twenty to thirty parts per million per ° C. It is preferred that the resin system is soluble in a safe solvent system to allow the resin to be coated as a liquid in a viscosity range suitable for wafer-coating methods.
  • this embodiment includes a layer of flux that is designed to be compatible with flip-chip assembly and underfills.
  • One such flux system includes epoxy resins and an organic carboxylic acid, an anhydride or a combination thereof, and is commercially available from Alpha Metals under the trade name ChipFlux 2020.
  • This material is a carboxy acid system.
  • Anhydrides are used in related products, although the acid derivatives provide stronger flux activity and more consistency).
  • this material is a paste made with liquid epoxy resins, the system can be readily modified for use in the present invention.
  • solid epoxy resins having slightly higher molecular weight than liquid epoxies can be substituted and used with carboxylic acid as the flux.
  • the system can easily be dissolved in polar solvents and can then be coated in a liquid state and dried to a solid film.
  • the preferred flux application methods are spin coating, spraying, or stencilling, the wafer can also be coated using a dipping process in which the bump side of the wafer is pressed against a thin layer of flux on a dispensing drum consisting of a rotating platen disk and a doctor blade to control the liquid thickness.
  • a semiconductor device 10 comprises a portion of a semiconductor wafer 12 having an underfill material 14 applied to one surface thereof.
  • the wafer 12 further includes a plurality of connection pads 15 which, ultimately, will contact the solder bumps and provide an electrical connection between the bumps and the underlying wafer circuitry.
  • the underfill material has been applied to the surface upon which the solder bumps will be formed.
  • the underfill material 14 has been processes to form a plurality of apertures 16 through its depth.
  • the apertures 16 are positioned precisely at the connection pads 15 on the wafer 12 .
  • solder material fills the apertures, it will contact the connection pads 15 on the surface of the wafer.
  • the underfill material 14 is formed into a mask for applying the solder bumps. As such, the need for a separate mask to position the solder bumps is eliminated, because the underfill material serves the masking role as well as the underfilling role.
  • solder bumps have been applied to the device 10 .
  • each of the apertures 16 in the underfill material 14 has been filled by a solder bump 18 .
  • the bumps 18 electrically contact the wafer 12 through the connection pads 15 , and extend a slight distance above the underfill material 14 as well.
  • FIG. 4 shows the device 10 after the application of a flux material 20 .
  • the flux 20 covers the entire exposed, bumped surface of the device 10 .
  • An alternative embodiment is shown in FIG. 5.
  • the flux 20 ′ does not cover the entire bumped surface of the device 10 , but rather, covers only the portion of the bumps 18 that extends above the underfill material 14 . As such, flux 20 ′ will be present only in the precise areas in which it is needed, rather than over the entire exposed, bumped surface of the device 10 .
  • the resulting material was spin-coated onto an unbumped wafer mounted on a wafer coating machine (SCS Coater P6204-A). The coating was then dried using the following profile: 50° C. for 20 minutes, 80° C. for 30 minutes, 110° C. for 30 minutes. The resulting fil was found to be smooth and dry.
  • openings were produced in the dry film layer using laser machining. Eutectic solder bumps were then formed in the openings. This was accomplished by applying solder paste to pad areas on the wafer using stencil printing, and then reflowing the solder to form the bumps. A flux was then applied to the bumps.
  • the resulting flux is useful for coating onto solder bumps and the entire exposed, bumped surface of a wafer, including the underfill.
  • the flux can be applied to the bumps only. Once applied, the flux is converted into a solid by drying it at about 60° C. for 30 minutes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A flip chip having solder bumps, an integrated underfill, and a separate flux coating, as well as methods for making such a device, is described. The device is characterized in that the underfill material is provided on the chip surface prior to the application of solder bumps, and then treated to form apertures therein which act as a mask for solder bump application. The resulting device is well suited for a simple one-step application to a printed circuit board, thereby simplifying flip chip manufacturing processes which heretofore have required a separate underfilling step.

Description

    RELATED APPLICATIONS
  • This application is a continuation-in-part of copending application U.S. Ser. No. 09/067,381 filed Apr. 27, 1998, and entitled Flip Chip With Integrated Flux and Underfill. [0001]
    • FIELD OF THE INVENTION
  • The present invention relates to a novel flip chip design. More particularly, the present invention relates to a flip chip which incorporates solder bumps, flux and an underfill material, wherein the underfill material acts as a mask during application of the solder bumps. [0002]
    • BACKGROUND OF THE INVENTION
  • In the electronics industry, electrical components such as resisters, capacitors, inductors, transistors, integrated circuits, chip carriers and the like are typically mounted on circuit boards in one of two ways. In the first way, the components are mounted on one side of the board and leads from the components extend through holes in the board and are soldered on the opposite side of the board. In the second way, the components are soldered to the same side of the board upon which they are mounted. These latter devices are said to be “surface-mounted.” [0003]
  • Surface mounting of electronic components is a desirable technique in that it may be used to fabricate very small circuit structures and in that it lends itself well to process automation. One family of surface-mounted devices, referred to as “flip chips”, comprises integrated circuit devices having numerous connecting leads attached to pads mounted on the underside of the device. In connection with the use of flip chips, either the circuit board or the chip is provided with small bumps or balls of solder (hereafter “bumps” or “solder bumps”) positioned in locations which correspond to the pads on the underside of each chip and on the surface of the circuit board. The chip is mounted by (a) placing it in contact with the board such that the solder bumps become sandwiched between the pads on the board and the corresponding pads on the chip; (b) heating the assembly to a point at which the solder is caused to reflow (i.e., melt); and (c) cooling the assembly. Upon cooling, the solder hardens, thereby mounting the flip chip to the board's surface. Tolerances in devices using flip chip technology are critical, as the spacing between individual devices as well as the spacing between the chip and the board is typically very small. For example, spacing of such chips from the surface of the board is typically in the range of 0.5-3.0 mil and is expected to approach micron spacing in the near future. [0004]
  • One problem associated with flip chip technology is that the chips, the solder and the material forming the circuit board often have significantly different coefficients of thermal expansion. As a result, differing expansions as the assembly heats during use can cause severe stresses, i.e., thermomechanical fatigue, at the chip connections and can lead to failures which degrade device performance or incapacitate the device entirely. [0005]
  • In order to minimize thermomechanical fatigue resulting from different thermal expansions, thermoset epoxies have been used. Specifically, these epoxies are used as an underfill material which surrounds the periphery of the flip chip and occupies the space beneath the chip between the underside of the chip and the board which is not occupied by solder. Such epoxy systems provide a level of protection by forming a physical barrier which resists or reduces different expansions among the components of the device. [0006]
  • Improved underfill materials have been developed in which the epoxy thermoset material is provided with a silica powder filler. By varying the amount of filler material, it is possible to cause the coefficient of thermal expansion of the filled epoxy thermoset to match that of the solder. In so doing, relative movement between the underside of the flip chip and the solder connections, resulting from their differing coefficients of thermal expansion, is minimized. Such filled epoxy thermosets therefore reduce the likelihood of device failure resulting from thermomechanical fatigue during operation of the device. [0007]
  • While underfill has solved the thermal mismatch problem for flip chips on printed circuit boards, it has created significant difficulties in the manufacturing process. For example, the underfill A must be applied off-line using special equipment. Typically, the underfill is applied to up to three edges of the assembled flip chip and allowed to flow all the way under the chip. Once the material has flowed to opposite edges and all air has been displaced from under the chip, additional underfill is dispensed to the outer edges so as to form a fillet making all four edges symmetrical. This improves reliability and appearance. Next, the assembly is baked in an oven to harden the underfill. This process, which may take up to several hours, is necessary to harden and fully cure the underfill. Thus, although the underfill solves the thermal mismatch problem and provides a commercially viable solution, a simpler manufacturing method would be desirable. [0008]
  • Recently, attempts have been made to improve and streamline the underfill process. One method that has shown some commercial potential involves dispensing underfill before assembling the flip chip to the board. This method requires that the underfill allow solder joint formation to occur. Soldering of flip chips to printed circuit boards is generally accomplished by applying flux to the solder bumps on the flip chip or to the circuit pads on the printed circuit board. Thus, it has been suggested to use an underfill that is dispensed first, prior to making solder connections. In order to facilitate solder bonding, however, the underfill must contain flux or have inherent properties that facilitate solder joint formation. Flux is used since the pads on printed circuit boards often oxidize, and since solder bumps on flip chips are always oxidized. Thus, the flux is designed to remove the oxide layers facilitating solder joint formation. [0009]
  • Certain underfills commonly called “dispense first underfills” have been designed with self-contained flux chemistry. Unfortunately, the properties required for a good flux and those required for a good underfill are not totally compatible. As such, a compromise of properties results. The best flux/underfill materials typically require more than an hour to harden. Additionally, flux-containing underfills still require the use of special equipment including robot dispensing machines. Also, since solder assembly and underfill application are combined into a single step, the flip chip cannot be tested until the assembly is complete. Thus, if the chip does not operate satisfactorily, it cannot be removed because the underfill will have hardened, thereby preventing reworking. [0010]
  • Finally, certain problems have been found to arise when applying flux/underfill materials to bumped surfaces of flip chips. The problems result because the rough surface geometry of the bumped surface is not readily amenable to the application of fluids, particularly those having high viscosity. Thus, Providing the flux/underfill directly onto a bumped surface raises at least the possibility of discontinuities and air bubbles forming during the flux/underfill application process. Furthermore, by eliminating bumping prior to application of the flux/underfill layer, it may be possible to eliminate process steps, thereby streamlining the manufacturing process while providing chip makers with greater design and manufacturing flexibility. [0011]
  • In view of the above, a need still exists for a more efficient process that reduces the need for expensive equipment and that is compatible with existing electronic device assembly lines. A need for a reworkable underfill also exists. A further need exists for a flux/underfill material that can act as a mask during the bumping steps as well. [0012]
    • SUMMARY OF THE INVENTION
  • The present invention relates to an integrated circuit assembly comprising a semiconductor wafer which includes solder bumps, flux, and an underfill material. In a broad sense, the invention relates to an integrated circuit assembly which includes a substrate having a plurality of solderable contact sites on one surface and a plurality of solder bumps positioned on that surface such that each of the solderable contact sites has one solder bump associated with and affixed to each solderable contact site. Each site further includes a flux material which covers at least a portion of each solder bump and an underfill material which occupies the space defined between each of the solder bumps. The underfill material is of a depth such that at least a flux covered portion of each solder bump extends above the underfill. In the present case, the underfill material is applied to the wafer prior to applying the solder bumps. The underfill can then be processed to convert it into a mask to assist in placement of the bumps onto the wafer surface. [0013]
  • The present invention also relates to a method for making an integrated circuit assembly which includes the steps of providing a substrate having a plurality of solderable contact sites on a surface thereof. An underfill material is applied to the surface of the substrate. Subsequently, the underfill is treated to form gaps therein at each of the solderable contact sites. The resulting underfill mask simplifies application of the solder bumps to the wafer in a manner such that each of the solderable contact sites has one solder bump associated with it. Each solder bump is then mounted to its associated contact site. Once the solder bumps are mounted, a flux material is applied to the solder bumps in a manner such that at least a portion of each solder bump is provided with flux. The resulting wafer is characterized in that the underfill occupies the space defined between each of the solder bumps and has a depth such that at least a flux covered portion of each solder bump extends through the underfill. [0014]
  • Lastly, the invention relates to a process for affixing a flip chip to a circuit board. The method involves providing a printed circuit board having a plurality of solderable contact sites on a surface, providing an integrated circuit chip of the type described above (i.e., a chip having solder bumps, flux and an underfill material present on its surface), and positioning the integrated circuit chip relative to the printed circuit board such that each solder bump is in contact with a solderable contact site on the printed circuit board. Once positioned, the integrated circuit chip assembly is heated to a temperature sufficiently high to melt the solder and the underfill material. Subsequently, the assembly is allowed to cool to a temperature which allows the solder and underfill material to solidify. [0015]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic depiction of one embodiment of the invention in which a wafer has an underfill material formed thereon prior to application of solder bumps. [0016]
  • FIG. 2 is a schematic depiction of the device in FIG. 1 in which the underfill material has been treated to form apertures therein, the apertures allowing the underfill to act as a mask during solder bump application. [0017]
  • FIG. 3 is a schematic depiction of the device of FIG. 2 following application of solder bumps. [0018]
  • FIG. 4 is a schematic depiction of the device of FIG. 3 showing application of a flux layer over the solder bumps. [0019]
  • FIG. 5 is a schematic depiction of an alternate embodiment of the device of FIG. 4 showing application of a flux layer over the solder bumps only. [0020]
    • DETAILED DESCRIPTION OF THE INVENTION
  • The present method provides a unique method of applying an underfill to a flip chip wafer. In particular, in the present invention, a coatable underfill material, (typically a composite of a dissolved polymer and a solid filler in a solvent) is applied to the wafer surface prior to application of any solder bumps. It is important that the material selected for application has properties suitable for use as a flip chip underfill, or at the very least, can develop such properties during reflow solder assembly processing. The preferred material is a thermoplastic, such as Staystik™, commercially available from Alpha Metals, Inc. This material is then modified with a predetermined amount of an appropriate filler to provide the underfill with a coefficient of thermal expansion (CTE) that approximates that of the solder joints which will be formed by the bumps. A mineral filler such as silicon dioxide is preferred. The preferred CTE of the resulting underfill material is approximately 25 ppm/° C., although values of up to about 45 ppm/° C. are also envisioned. Even after processing the CTE of the underfill cannot become greater than about 60 ppm/° C., because this can cause detrimental thermomechanical stresses at the solder joints. [0021]
  • The preferred filler material is spherical and has a diameter less than the high of the solder bumps that will be applied to the wafer. Thus, as typical filler ranges in size from about 3 microns to about 15 microns. While silicon dioxide is preferred because of its ready availability, other non-electrically conductive materials such as aluminum nitride, aluminum oxide and beryllium oxide can be use as well. [0022]
  • A solvent, or solvent blend, which is compatible with each of the components is selected. Among the suitable solvents are included many common oxygenated, nitrogen-containing solvents as well as many polar aromatic solvents. The particular solvent system chosen should have evaporation and boiling points that allow removal of the solvent in the environment of a drying oven once the wafer is coated with the underfill material. Suitable solvents can be found in the Staystik pastes available from Alpha Metals, Inc. [0023]
  • In use, the underfill material is applied directly to the face, or active, side of the wafer prior to bumping. Semiconductor wafers typically have access, or bonding, pads formed of aluminum. Such pads are typically made solderable prior to bumping and, in this case, prior to applying the underfill material. The access pads are rendered solderable by depositing a solderable finish, often referred to as under bump metallization (UBM). Several UBM processes are commercially available, as are third-party UBM services provided by vendors. In the UBM process, the solderable finish is usually applied to the aluminum access pads using either vacuum deposition or chemical plating. [0024]
  • The underfill solution can be formulated to have the correct rheology for application to the wafer using any of a number of methods. For example, since the ratio of solvent to solids in the solution determines the viscosity of the solution, it is possible to formulate underfill solutions that can be applied using different methods. Since the solvent is substantially entirely evaporated after application of the underfill solution to the wafer, the resulting, solid underfill layer can have the composition regardless of the initial viscosity and percent solids of the underfill solution. This results because the solvent acts simply as a vehicle for carrying the solids during underfill application. [0025]
  • In one method, the underfill solution can be applied by spin coating, a common semiconductor processing method in which liquid is deposited onto a spinning wafer in order to provide a smooth and level coating. An underfill having a viscosity in the range of about 80-85 Kcps, measured at 2.5 RPM using an RVT #6 spindle on a Brookfield viscometer, has been found to give good results. When applied to a wafer, a wafer spin rate of about 1200 RPM yields a smooth coating. [0026]
  • A second method is stencil printing. This method requires a more viscous material that is produced using less solvent. The thixotropic index, (i.e., change in viscosity as a result of mechanical shearing), can also be adjusted, using thixotropic additives, to improve printing characteristics. The thickness of the stencil determines the amount of material applied to the wafer. Likewise, the amount of solvent contained in the underfill solution determines the amount of thickness reduction that occurs in the underfill during drying and solvent evacuation. Thus, it is necessary to consider both the stencil thickness and the solvent percent of the underfill solution in order to precisely control the thickness of the applied underfill. A dry underfill thickness range of about 25 to about 125 microns is suitable and will depend on the height of the bumps to be produced at a later stage. The thickness of the underfill layer is selected to preferably be from about 50 to about 80% of the bump height to allow form the bumps to collapse during the solder reflow step. [0027]
  • It should be understood that while spin coating and stencil printing are preferred, many other methods can be used to apply the underfill to the layer. These include, but are not limited to, needle deposition, spraying, screen printing and others. [0028]
  • The coating is then dried by heating it in an oven or by direct heating of the wafer. It has been found to be advantageous to heat the wafer while simultaneously using a forced hot air oven to help drive solvent out of the coating. Combined top and bottom heating can eliminate any tendency to trap solvent in the underfill layer by a process known as “skinning” in which the surface of the underfill material dries prematurely and forms a film (i.e., a skin) that acts as a barrier to further solvent evacuation. If drying is carried out properly, the resulting underfill material is non-tacky and amenable to handling. [0029]
  • Alternatively, the coating composition can be cast onto a release paper -and then dried into a film. The film can be cut into a proper shape, called a preform, and applied to the wafer. Heating, with the application of pressure, will cause the underfill layer to bond to the wafer. [0030]
  • In order to apply the solder bumps to the underfill-coated wafer, openings must be formed in the underfill film at each interconnect pad location. In one preferred embodiment, the openings are formed using laser machining techniques. Excimer lasers, for example, can be used to create openings in polymeric films by a photoablation process in which ultra-violet radiation causes the long-chain polymers to break down into small volatile by-products. Patterning can be achieved using either a pattern mask or a directed beam. Optical defraction grating patterning methods are also available. Photoablation is particularly suitable for the present application because it occurs with only a minimum amount of heating and does not damage the wafers. The process parameters can be set so that machining stops when the metal layer below the underfill is exposed, thereby making the process self-limiting. This is not always necessary, however, since many metals are resistant to laser ablation. Although UV lasers are preferred, other lasers, such as infrared (IR) lasers can be used as well. [0031]
  • Bumps of a suitable solder alloy are next applied to the wafer using the underfill as a mask which exposes only those section of the wafer which are to have solder bumps applied, i.e., the exposed pad areas of the wafer. Any bumping methods that do not require mask removal may be employed. In one embodiment, electroless plating can be used. Although the method does not typically require a mask, a high aspect ratio of plated material can be provided using the mask, and in the case of solder bumps, such high aspect ratios are desirable. In cases in which a zincate-electroless nickel process is employed, under bump metallization (described above) can be eliminated since the zincate treatment makes the aluminum platable by nickel. [0032]
  • Bumps made only from solder may be made by starting with solder pastes that are widely available. Stenciling, screen printing, pin transfer and other methods can also apply solder paste. Once the paste has been applied, the bump is formed by melting (i.e., reflowing) the paste. It is necessary to control the conditions at this point, however, because the underfill can soften or even liquefy into a viscous state if it is heated too much during the solder reflow process. [0033]
  • Other solder bumping methods include metal fluid jetting, or inverting the wafer and passing it over a solder wave or fountain of molten solder. [0034]
  • Flux is deposited onto the protruding solder bumps since it is not required on the face of the die. Since the solder bumps protrude above the surface of the underfill material, a number of methods can be used. For example, a thin layer of liquid flux can be coated onto a flat plat of glass. The wafer is then placed, bumps down, onto the thin film of flux and then withdrawn. A thin coating of flux, which can be subsequently dried, will remain on the bumps. Other methods such as roller coating, screen printing and tamp printing can be used as well. [0035]
  • At this stage, the wafer is ready to be diced, or singulated, to produce individual flip chips. Any of a wide variety of the methods known in the art for dicing wafers can be employed to that end. The sole requirement of the inventive wafers is that the process be such that it does not interfere with the underfill material applied to the wafer/chip surfaces. [0036]
  • Once diced, individual flip chips may now be bonded to circuit boards and the like. The flip chip is placed and aligned to the bond pads of a substrate. As used herein, the term “substrate” is intended to mean a circuit board, a chip carrier, another semiconductor device or a metal lead frame. It is not necessary to add flux, although flux may be added for special reasons such as compensating for excessive oxide on substrate pads, or the need to hold the flip chip in place during assembly. [0037]
  • The positioned chip is then run through a solder reflow line commonly used for assembly. A multi-zone oven, with individual heat controls that permit a heating profile is preferred. The flux melts at a temperature ranging from about 80° C. to about 140° C. The melting point is determined by selecting fluxes having epoxy resins with the appropriate melting point. Flux composition will be described in greater detail below. At higher temperatures, the underfill softens and may also melt depending upon the resin selected. Like the fluxes, underfill composition will be described in greater detail below. The solder bumps finally melt and form metallurgical joints to the substrate. [0038]
  • Alternatively, a standard flip chip bonder that can apply heat and pressure can be employed instead of the reflow oven. In that embodiment, the flip chip coated with the flux and underfill is placed into contact with the conductive pads on the circuit board and heat from the bonder head will activate the flux, form joints by reflowing the solder bumps, and cause the underfill and flux system to bond tightly to the board. The use of a standard flip chip bonder would allow a flip chip to be assembled to a board that already contained mounted components. This method could also be used to assemble a chip at a site that is being reworked. [0039]
  • Reworking is desirable in situations in which a chip mounting step has failed to properly position the chip on the board. Specifically, the assembly of fine pitch, high-density components can result in misalignments and failed connections. Furthermore, since it is difficult to filly test an unpackaged device such as a flip chip, it becomes desirable to be able to remove the chip if final testing indicates that the chip is not operating optimally, either through a fault with the chip or as a result of improper mounting. Thermoset underfills do not allow the assembly to be reworked since thermosets cannot be melted once they have crosslinked. [0040]
  • The present invention eliminates the problems associated with thermoset underfills by incorporating a thermoplastic resin as the main component of the underfill. Thus, the chip can be removed by raising the chip temperature to above the melting point of the solder (approximately 183° C. for tin/lead solder) and above the de-bonding temperature of the underfill resin. Typically, the rework temperature must be above the solder reflow temperature, but less than about 220° C. depending on the circuit substrate. An average rework temperature would be about 200° C. The temperature can be higher if localized heat is used; for example, in an alternate embodiment, a chip bonder could be used to remove chips from a substrate post-bonding. In still another embodiment, the underfill may also include a B-staged thermoset that will de-polymerize at an elevated temperature. [0041]
  • Suitable thermoplastic resins include phenoxy, acrylic, methacrylic, polycarbonate, polyamides, polybutene, polyesters and some polyolefins. It is noted that the underfill does not need to be melted, rather, it is only necessary for the underfill to soften for de-bonding. Desirable polymers for use as thermoplastic underfill materials include thermoplastic die attach adhesives available from Alpha Metals under the trade name Staystik. Such materials can be de-bonded cleanly at elevated temperatures. Thus, when such materials are used, the thermoplastic film can be pealed away from both the chip and the circuit at elevated temperatures, leaving no residue. [0042]
  • Alternatively, the underfill can be made from a resin that is known to debond when a specific solvent is applied. One such resin system is a temporary attach adhesive available from Alpha Metals under the trade name Staystik 393. Underfills made with Staystik can be modified to contain a low expansion inorganic filler, preferably, a spherically-shaped silica of about 5 to about 15 microns in diameter. In order to achieve the desired coefficient of thermal expansion (CTE) close to that of tin/lead solder (22.5 ppm/deg. ° C.), the underfill should comprise about 60-70% by weight silica and about 20- 30% resin. Note that one advantage of using Staystik 393 is that it does not dissolve, but does debond in the presence of alcohol, thereby providing a system by which any residue can be easily removed. [0043]
  • An underfill made with resins of the type described above would allow the underfill to debond by adding alcohol around the chip site. That not withstanding, however, the solder joints would still have to be heated to solder reflow temperatures to allow the chip to be removed. The present invention recognizes that flux is required only at the areas of the solder bumps, and not in the spaces in between those connecting elements. Thus, the present invention separates the flux from the underfill in the regions between the solder bumps. Furthermore, by maintaining the flux and underfill as separate entities, additives tailored to each individual component may be added to provide both the flux and the underfill with desired properties. For example, the underfill can be a thermoplastic that de-bonds at elevated temperatures, or the flux layer can be designed to de-bond. As an alternative, the flux can convert to a strongly-bonded polymer after its mission as a flux has been accomplished, and the underfill can have the debonding properties. As such, a system in which the flux and underfill are maintained as separate entities is extremely versatile. [0044]
  • In one embodiment, the underfill material is preferably a thermoplastic or a thermoset having a very low crosslink density. In either case, the underfill material is filled with a low expansion inorganic particulate material such as silica. The resulting underfill should preferably have a coefficient of thermal expansion (CTE) that approximates that of the solder joint or other joining material. In the case of eutectic solder joints, the CTE should range from approximately twenty to thirty parts per million per ° C. It is preferred that the resin system is soluble in a safe solvent system to allow the resin to be coated as a liquid in a viscosity range suitable for wafer-coating methods. Although a dry polymer film or powder could be coated onto the wafer by melting, a liquid is preferred because of the availability of wafer dispensing and coating equipment adapted to liquid handling processes. Additionally, this embodiment includes a layer of flux that is designed to be compatible with flip-chip assembly and underfills. [0045]
  • One such flux system includes epoxy resins and an organic carboxylic acid, an anhydride or a combination thereof, and is commercially available from Alpha Metals under the trade name ChipFlux 2020. This material is a carboxy acid system. (Anhydrides are used in related products, although the acid derivatives provide stronger flux activity and more consistency). Although this material is a paste made with liquid epoxy resins, the system can be readily modified for use in the present invention. For example, solid epoxy resins having slightly higher molecular weight than liquid epoxies can be substituted and used with carboxylic acid as the flux. Even with solid epoxy resins and carboxylic acid (which is a solid at room temperature), the system can easily be dissolved in polar solvents and can then be coated in a liquid state and dried to a solid film. Although the preferred flux application methods are spin coating, spraying, or stencilling, the wafer can also be coated using a dipping process in which the bump side of the wafer is pressed against a thin layer of flux on a dispensing drum consisting of a rotating platen disk and a doctor blade to control the liquid thickness. [0046]
  • The invention can be further understood with reference to the attached Figures. As can be seen schematically in FIG. 1, a [0047] semiconductor device 10 comprises a portion of a semiconductor wafer 12 having an underfill material 14 applied to one surface thereof. The wafer 12 further includes a plurality of connection pads 15 which, ultimately, will contact the solder bumps and provide an electrical connection between the bumps and the underlying wafer circuitry. The underfill material has been applied to the surface upon which the solder bumps will be formed.
  • In FIG. 2, the [0048] underfill material 14 has been processes to form a plurality of apertures 16 through its depth. The apertures 16 are positioned precisely at the connection pads 15 on the wafer 12. Thus, as solder material fills the apertures, it will contact the connection pads 15 on the surface of the wafer. By providing the apertures 16 in the underfill material 14, the underfill material 14 is formed into a mask for applying the solder bumps. As such, the need for a separate mask to position the solder bumps is eliminated, because the underfill material serves the masking role as well as the underfilling role.
  • In FIG. 3, the solder bumps have been applied to the [0049] device 10. In particular, each of the apertures 16 in the underfill material 14 has been filled by a solder bump 18. The bumps 18 electrically contact the wafer 12 through the connection pads 15, and extend a slight distance above the underfill material 14 as well.
  • FIG. 4 shows the [0050] device 10 after the application of a flux material 20. As can be seen in the Figure, the flux 20 covers the entire exposed, bumped surface of the device 10. An alternative embodiment is shown in FIG. 5. In that Figure, the flux 20′ does not cover the entire bumped surface of the device 10, but rather, covers only the portion of the bumps 18 that extends above the underfill material 14. As such, flux 20′ will be present only in the precise areas in which it is needed, rather than over the entire exposed, bumped surface of the device 10.
  • The following Examples will help to illustrate the invention further. [0051]
    • EXAMPLES Example 1 Thermoplastic Reworkable Underfill Coating Solution
  • 100 grams of Staystik 908 (a 20% solids phenoxy solution) was blended with 30 grams of silica filler (FB-35 from Denka Ltd., Tokyo, Japan) using a high shear type mixer (Cowels Dissolver run at 2500 rpm) for 2 minutes. Entrapped air bubbles were allowed to dissipate prior to using the solution as a coating solution. [0052]
  • The resulting material was spin-coated onto an unbumped wafer mounted on a wafer coating machine (SCS Coater P6204-A). The coating was then dried using the following profile: 50° C. for 20 minutes, 80° C. for 30 minutes, 110° C. for 30 minutes. The resulting fil was found to be smooth and dry. [0053]
  • Subsequently, openings were produced in the dry film layer using laser machining. Eutectic solder bumps were then formed in the openings. This was accomplished by applying solder paste to pad areas on the wafer using stencil printing, and then reflowing the solder to form the bumps. A flux was then applied to the bumps. [0054]
    • EXAMPLE 2 Flux/Underfill Preparation
  • 40% by weight bisphenol A epoxy resin (Shell, Epon 1007F) and 45% by weight dipropylene glycol methyl ether acetate, were blended together with 5% by weight hydrogenated castor oil. The blend was cooled to 25° C. Following the cooling step, 10% by weight adipic acid was dispersed in the blend using a high speed mixer. [0055]
  • The resulting flux is useful for coating onto solder bumps and the entire exposed, bumped surface of a wafer, including the underfill. Alternatively, the flux can be applied to the bumps only. Once applied, the flux is converted into a solid by drying it at about 60° C. for 30 minutes. [0056]
    • EQUIVALENTS
  • From the foregoing detailed description of the specific embodiments of the invention, it should be apparent that a unique flip chip having an underfill which also acts as a mask for the bump application process has been described. Although particular embodiments have been disclosed herein in detail, this has been done by way of example for purposes of illustration only, and is not intended to be limiting with respect to the scope of the appended claims which follow. In particular, it is contemplated by the inventor that various substitutions, alterations, and modifications may be made to the invention without departing from the spirit and scope of the invention as defined by the claims. [0057]

Claims (17)

What is claimed is:
1. An integrated circuit assembly which comprises:
a) a substrate having at least one solderable contact site on a surface thereof; and
b) an underfill material applied to the surface of the substrate, the underfill material substantially entirely covering the surface of the substrate having the solderable contact site.
2. An integrated circuit assembly which comprises:
a) a substrate having at least one solderable contact site on a surface thereof-, and b) an underfill material applied to the surface of the substrate, the underfill material substantially entirely covering the surface of the substrate having the solderable contact site except at the solderable contact site itself, thereby allowing the underfill to act as a mask exposing substantially only the solderable contact site on the substrate surface.
3. A method of making an integrated circuit assembly which comprises the steps of:
a) providing a substrate having at least one solderable contact site on a surface thereof-, b) applying an underfill material to the substrate surface in a manner which substantially entirely covers the substrate surface and the solderable contact site;
c) treating the underfill material to form at least one aperture therein, the at least one aperture extending substantially entirely through the underfill material and being located such that it exposes only the solderable contact site;
d) applying at least one solder bump to the assembly in a manner such that a bump occupies each aperture in the underfill, contacts the exposed solderable contact site therein, and extends above the underfill material; and
e) applying a flux to the surface, the flux covering at least the exposed portions of the solder bumps.
4. The method of
claim 3
 wherein the substrate comprises a semiconductor wafer.
5. The method of
claim 4
 wherein the substrate comprises a semiconductor chip.
6. The method of
claim 5
 wherein the substrate comprises a flip chip.
7. The method of
claim 3
 wherein the flux covers substantially the entire surface upon which the solder bumps are exposed.
8. The method of
claim 3
 wherein the flux comprises an epoxy resin and a material selected from the group consisting of carboxylic acids, anhydrides and combinations thereof.
9. The method of
claim 3
 wherein the underfill material is reworkable.
10. The method of
claim 9
 wherein the underfill material comprises a thermoplastic material.
11. The method of
claim 10
 wherein the thermoplastic material is selected from the group consisting of phenoxy resins, acrylic resins, methacrylic resins, polycarbonate resins, polyamide resins, polybutene resins, polyester resins, polyolefin resins and mixtures thereof.
12. The method of
claim 3
 wherein the apertures are formed using photoablation.
13. The method of
claim 12
 wherein the apertures are formed using a laser.
14. The method of
claim 13
 wherein the laser is selected from the group consisting of excimer lasers, UV lasers and infrared lasers.
15. The method of
claim 13
 wherein the apertures are formed using a directed laser beam.
16. The method of
claim 13
 wherein the apertures are formed using a pattern mask.
17. A method for affixing an integrated circuit chip to a substrate which comprises the steps of:
a) providing a substrate having a plurality of solderable contact sites on a surface thereof;
b) providing an integrated circuit chip having a plurality of solderable contact sites on a surface thereof, each solderable contact site on the integrated circuit chip having a corresponding solderable contact site on the surface of the printed circuit board, the integrated circuit chip further characterized in that it was made by a process including the steps of:
i) providing a semiconductor wafer having at least one solderable contact site on a surface thereof;
ii) applying an underfill material to the wafer surface in a manner which substantially entirely covers the wafer surface and the solderable contact site;
iii) treating the underfill material to form at least one aperture therein, the at least one aperture extending substantially entirely through the underfill material and being located such that it exposes only the solderable contact site on the wafer;
iv) applying at least one solder bump to the assembly in a manner such that a bump occupies each aperture in the underfill, contacts the exposed solderable contact site therein, and extends above the underfill material;
v) applying a flux to the surface, the flux covering at least the exposed portions of the solder bumps; and
vi) dividing the wafer into at least one integrated circuit chip;
c) positioning the integrated circuit chip relative to the printed circuit board such that each solder bump is in contact with a solderable contact site on the printed circuit board;
d) heating the integrated circuit chip to a temperature sufficiently high to melt the solder and the underfill material; and
e) allowing the solder and underfill material to solidify.
US09/850,808 1998-04-27 2001-05-08 Flip chip with integrated mask and underfill Abandoned US20010017414A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/850,808 US20010017414A1 (en) 1998-04-27 2001-05-08 Flip chip with integrated mask and underfill

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/067,381 US6265776B1 (en) 1998-04-27 1998-04-27 Flip chip with integrated flux and underfill
US09/266,166 US6228678B1 (en) 1998-04-27 1999-03-10 Flip chip with integrated mask and underfill
US09/850,808 US20010017414A1 (en) 1998-04-27 2001-05-08 Flip chip with integrated mask and underfill

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/266,166 Division US6228678B1 (en) 1998-04-27 1999-03-10 Flip chip with integrated mask and underfill

Publications (1)

Publication Number Publication Date
US20010017414A1 true US20010017414A1 (en) 2001-08-30

Family

ID=22075633

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/067,381 Expired - Lifetime US6265776B1 (en) 1998-04-27 1998-04-27 Flip chip with integrated flux and underfill
US09/746,786 Abandoned US20010000929A1 (en) 1998-04-27 2000-12-21 Flip chip with integrated flux and underfill
US09/850,808 Abandoned US20010017414A1 (en) 1998-04-27 2001-05-08 Flip chip with integrated mask and underfill

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/067,381 Expired - Lifetime US6265776B1 (en) 1998-04-27 1998-04-27 Flip chip with integrated flux and underfill
US09/746,786 Abandoned US20010000929A1 (en) 1998-04-27 2000-12-21 Flip chip with integrated flux and underfill

Country Status (4)

Country Link
US (3) US6265776B1 (en)
EP (1) EP1076913A1 (en)
JP (1) JP2002513208A (en)
WO (1) WO1999056312A1 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6660560B2 (en) * 2001-09-10 2003-12-09 Delphi Technologies, Inc. No-flow underfill material and underfill method for flip chip devices
US20040005770A1 (en) * 2002-07-08 2004-01-08 Farnworth Warren M. Semiconductor devices with permanent polymer stencil and method for manufacturing the same
US20040082108A1 (en) * 2002-10-29 2004-04-29 International Business Machines Corporation Method of making an electronic package
US20040229406A1 (en) * 2003-05-14 2004-11-18 Watson Jeffrey R. Stencil and method for depositing material onto a substrate
US20060030682A1 (en) * 2004-08-05 2006-02-09 Frys Metals, Inc. Low voiding no flow fluxing underfill for electronic devices
US20060214310A1 (en) * 2003-07-09 2006-09-28 Chartered Semiconductor Manufacturing Ltd. Aluminum cap with electroless nickel/immersion gold
US20060278999A1 (en) * 2003-09-29 2006-12-14 Phoenix Precision Technology Corporation Substrate for Pre-Soldering Material and Fabrication Method Thereof
US7166491B2 (en) 2003-06-11 2007-01-23 Fry's Metals, Inc. Thermoplastic fluxing underfill composition and method
US20070278655A1 (en) * 2001-10-26 2007-12-06 Intel Corporation Electronic assemblies and systems with filled no-flow underfill
US20090294542A1 (en) * 2006-07-10 2009-12-03 Nxp B.V. Transponder and Method of Producing a Transponder
US20090301760A1 (en) * 2005-06-16 2009-12-10 Masato Shimamura Method of Soldering a Module Board
US20110201160A1 (en) * 2010-02-18 2011-08-18 Hynix Semiconductor Inc. Metal-embedded substrate and method for manufacturing semiconductor package using the same
US20140206143A1 (en) * 2013-01-21 2014-07-24 International Business Machines Corporation Chip stack with electrically insulating walls
US8877558B2 (en) 2013-02-07 2014-11-04 Harris Corporation Method for making electronic device with liquid crystal polymer and related devices
US20150072479A1 (en) * 2013-09-09 2015-03-12 Rajendra C. Dias Ablation method and recipe for wafer level underfill material patterning and removal
US9293438B2 (en) 2013-07-03 2016-03-22 Harris Corporation Method for making electronic device with cover layer with openings and related devices

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6335571B1 (en) 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
DE1025587T1 (en) 1997-07-21 2001-02-08 Aguila Technologies, Inc. SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR
US6323062B1 (en) * 1998-04-27 2001-11-27 Alpha Metals, Inc. Wafer coating method for flip chips
US6399426B1 (en) 1998-07-21 2002-06-04 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6228681B1 (en) * 1999-03-10 2001-05-08 Fry's Metals, Inc. Flip chip having integral mask and underfill providing two-stage bump formation
US6710454B1 (en) * 2000-02-16 2004-03-23 Micron Technology, Inc. Adhesive layer for an electronic apparatus having multiple semiconductor devices
JP3629178B2 (en) * 2000-02-21 2005-03-16 Ｎｅｃエレクトロニクス株式会社 Flip chip type semiconductor device and manufacturing method thereof
US6380060B1 (en) * 2000-03-08 2002-04-30 Tessera, Inc. Off-center solder ball attach and methods therefor
US7547579B1 (en) * 2000-04-06 2009-06-16 Micron Technology, Inc. Underfill process
JP4120133B2 (en) * 2000-04-28 2008-07-16 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
US6291264B1 (en) * 2000-07-31 2001-09-18 Siliconware Precision Industries Co., Ltd. Flip-chip package structure and method of fabricating the same
DE10046296C2 (en) * 2000-07-17 2002-10-10 Infineon Technologies Ag Electronic chip component with an integrated circuit and method for its production
US6333253B1 (en) * 2000-08-24 2001-12-25 Advanced Micro Devices, Inc. Pattern-block flux deposition
US6578755B1 (en) * 2000-09-22 2003-06-17 Flip Chip Technologies, L.L.C. Polymer collar for solder bumps
WO2002058108A2 (en) * 2000-11-14 2002-07-25 Henkel Loctite Corporation Wafer applied fluxing and underfill material, and layered electronic assemblies manufactured therewith
AU2002230703A1 (en) * 2000-12-11 2002-06-24 Essex Corporation 3d fourier transforms for irregularly sampled data
US6677179B2 (en) 2001-11-16 2004-01-13 Indium Corporation Of America Method of applying no-flow underfill
US6815831B2 (en) * 2001-12-12 2004-11-09 Intel Corporation Flip-chip device with multi-layered underfill having graded coefficient of thermal expansion
US6833629B2 (en) 2001-12-14 2004-12-21 National Starch And Chemical Investment Holding Corporation Dual cure B-stageable underfill for wafer level
US6727594B2 (en) * 2002-01-02 2004-04-27 Intel Corporation Polybenzoxazine based wafer-level underfill material
US7037399B2 (en) * 2002-03-01 2006-05-02 National Starch And Chemical Investment Holding Corporation Underfill encapsulant for wafer packaging and method for its application
US20060194064A1 (en) * 2002-03-01 2006-08-31 Xiao Allison Y Underfill encapsulant for wafer packaging and method for its application
US20030170450A1 (en) * 2002-03-05 2003-09-11 Stewart Steven L. Attachment of surface mount devices to printed circuit boards using a thermoplastic adhesive
US6906425B2 (en) * 2002-03-05 2005-06-14 Resolution Performance Products Llc Attachment of surface mount devices to printed circuit boards using a thermoplastic adhesive
US6888257B2 (en) 2002-06-28 2005-05-03 Lord Corporation Interface adhesive
US6649445B1 (en) * 2002-09-11 2003-11-18 Motorola, Inc. Wafer coating and singulation method
US6796482B2 (en) * 2002-10-31 2004-09-28 Freescale Semiconductor, Inc. Phase separated system for fluxing
US6882058B2 (en) * 2002-11-05 2005-04-19 Henkel Corporation Organic acid containing compositions and methods for use thereof
TW578281B (en) * 2002-12-25 2004-03-01 Advanced Semiconductor Eng Bumping process
US20040163717A1 (en) * 2003-02-21 2004-08-26 Cookson Electronics, Inc. MEMS device assembly
US6821878B2 (en) 2003-02-27 2004-11-23 Freescale Semiconductor, Inc. Area-array device assembly with pre-applied underfill layers on printed wiring board
US6774497B1 (en) * 2003-03-28 2004-08-10 Freescale Semiconductor, Inc. Flip-chip assembly with thin underfill and thick solder mask
US7047633B2 (en) * 2003-05-23 2006-05-23 National Starch And Chemical Investment Holding, Corporation Method of using pre-applied underfill encapsulant
US20050012212A1 (en) * 2003-07-17 2005-01-20 Cookson Electronics, Inc. Reconnectable chip interface and chip package
TWI231028B (en) * 2004-05-21 2005-04-11 Via Tech Inc A substrate used for fine-pitch semiconductor package and a method of the same
US20090115042A1 (en) * 2004-06-04 2009-05-07 Zycube Co., Ltd. Semiconductor device having three-dimensional stacked structure and method of fabricating the same
CN102290425B (en) 2004-08-20 2014-04-02 Kamiyacho知识产权控股公司 Method of fabricating semiconductor device having three-dimensional stacked structure
JP2006128567A (en) * 2004-11-01 2006-05-18 Three M Innovative Properties Co Method of connecting semiconductor package to printed wiring board
US20060220195A1 (en) * 2005-03-31 2006-10-05 Intel Corporation Structure and method to control underfill
US20070134844A1 (en) * 2005-12-13 2007-06-14 Shin-Etsu Chemical Co., Ltd. Process for producing flip-chip type semiconductor device and semiconductor device produced by the process
US20080308932A1 (en) * 2007-06-12 2008-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package structures
JP5502732B2 (en) * 2007-07-23 2014-05-28 ヘンケル リミテッド Solder flux
US8618676B2 (en) * 2008-10-30 2013-12-31 Stmicroelectronics (Malta) Ltd. Method of assembly of a semiconductor package for the improvement of the electrical testing yield on the packages so obtained
US9093448B2 (en) 2008-11-25 2015-07-28 Lord Corporation Methods for protecting a die surface with photocurable materials
WO2010068488A1 (en) * 2008-11-25 2010-06-17 Lord Corporation Methods for protecting a die surface with photocurable materials
US8574960B2 (en) * 2010-02-03 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming cavity adjacent to sensitive region of semiconductor die using wafer-level underfill material
JP2012049175A (en) * 2010-08-24 2012-03-08 Toshiba Corp Method of manufacturing semiconductor device
JP2012238704A (en) * 2011-05-11 2012-12-06 Hitachi Chem Co Ltd Semiconductor device manufacturing method, semiconductor wafer with adhesive layer manufacturing method, semiconductor wafer with semiconductor element manufacturing method and semiconductor wafer laminate manufacturing method
CN102448251B (en) * 2011-09-29 2014-04-02 秦会斌 Multilayer single-face aluminum-based circuit board and manufacturing method thereof
US8780600B2 (en) 2011-12-07 2014-07-15 Apple Inc. Systems and methods for stacked semiconductor memory devices
US20140318831A1 (en) * 2011-12-12 2014-10-30 Mitsubishi Materials Corporation Power module substrate, power module substrate with heat sink, power module, paste for forming flux component intrusion-preventing layer and method for bonding bonded body
US9123700B2 (en) 2012-01-06 2015-09-01 Micron Technology, Inc. Integrated circuit constructions having through substrate vias and methods of forming integrated circuit constructions having through substrate vias
US9646923B2 (en) 2012-04-17 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices
US8847412B2 (en) * 2012-11-09 2014-09-30 Invensas Corporation Microelectronic assembly with thermally and electrically conductive underfill
US9748157B1 (en) * 2013-05-29 2017-08-29 STATS ChipPAC Pte. Ltd. Integrated circuit packaging system with joint assembly and method of manufacture thereof
US9184143B2 (en) 2013-12-05 2015-11-10 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device with bump adjustment and manufacturing method thereof
KR102694680B1 (en) * 2016-08-01 2024-08-14 삼성디스플레이 주식회사 Electronic device, mounting method of the same, and method of manufacturing display apparatus having the same
US9923046B1 (en) * 2016-09-21 2018-03-20 Globalfoundries Inc. Semiconductor device resistor structure

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5925930A (en) * 1996-05-21 1999-07-20 Micron Technology, Inc. IC contacts with palladium layer and flexible conductive epoxy bumps
US5990545A (en) * 1996-12-02 1999-11-23 3M Innovative Properties Company Chip scale ball grid array for integrated circuit package
US6108210A (en) * 1998-04-24 2000-08-22 Amerasia International Technology, Inc. Flip chip devices with flexible conductive adhesive
US6172141B1 (en) * 1998-01-07 2001-01-09 Georgia Tech Research Corporation Reworkable epoxy underfill encapsulants
US6228678B1 (en) * 1998-04-27 2001-05-08 Fry's Metals, Inc. Flip chip with integrated mask and underfill
US6335571B1 (en) * 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02234447A (en) * 1989-03-07 1990-09-17 Nec Corp Method of connection semiconductor integrated circuit element
JPH0312942A (en) 1989-06-12 1991-01-21 Sharp Corp Sealing of semiconductor device and semiconductor chip
US5128746A (en) 1990-09-27 1992-07-07 Motorola, Inc. Adhesive and encapsulant material with fluxing properties
US5371404A (en) * 1993-02-04 1994-12-06 Motorola, Inc. Thermally conductive integrated circuit package with radio frequency shielding
US5543585A (en) * 1994-02-02 1996-08-06 International Business Machines Corporation Direct chip attachment (DCA) with electrically conductive adhesives
KR0181615B1 (en) * 1995-01-30 1999-04-15 모리시다 요이치 Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
US5655703A (en) * 1995-05-25 1997-08-12 International Business Machines Corporation Solder hierarchy for chip attachment to substrates
CN1420538A (en) 1996-07-12 2003-05-28 富士通株式会社 Method for mfg. semiconductor device, semiconductor device and assembling method trereof
DE1025587T1 (en) 1997-07-21 2001-02-08 Aguila Technologies, Inc. SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5925930A (en) * 1996-05-21 1999-07-20 Micron Technology, Inc. IC contacts with palladium layer and flexible conductive epoxy bumps
US5990545A (en) * 1996-12-02 1999-11-23 3M Innovative Properties Company Chip scale ball grid array for integrated circuit package
US6335571B1 (en) * 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6172141B1 (en) * 1998-01-07 2001-01-09 Georgia Tech Research Corporation Reworkable epoxy underfill encapsulants
US6108210A (en) * 1998-04-24 2000-08-22 Amerasia International Technology, Inc. Flip chip devices with flexible conductive adhesive
US6228678B1 (en) * 1998-04-27 2001-05-08 Fry's Metals, Inc. Flip chip with integrated mask and underfill

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6660560B2 (en) * 2001-09-10 2003-12-09 Delphi Technologies, Inc. No-flow underfill material and underfill method for flip chip devices
US7498678B2 (en) * 2001-10-26 2009-03-03 Intel Corporation Electronic assemblies and systems with filled no-flow underfill
US20070278655A1 (en) * 2001-10-26 2007-12-06 Intel Corporation Electronic assemblies and systems with filled no-flow underfill
US20060003569A1 (en) * 2002-07-08 2006-01-05 Farnworth Warren M Semiconductor devices with permanent polymer stencil and method for manufacturing the same
US6998334B2 (en) 2002-07-08 2006-02-14 Micron Technology, Inc. Semiconductor devices with permanent polymer stencil and method for manufacturing the same
US7589010B2 (en) 2002-07-08 2009-09-15 Micron Technology, Inc. Semiconductor devices with permanent polymer stencil and method for manufacturing the same
US20040005770A1 (en) * 2002-07-08 2004-01-08 Farnworth Warren M. Semiconductor devices with permanent polymer stencil and method for manufacturing the same
US20040082108A1 (en) * 2002-10-29 2004-04-29 International Business Machines Corporation Method of making an electronic package
US7250330B2 (en) * 2002-10-29 2007-07-31 International Business Machines Corporation Method of making an electronic package
US7588965B2 (en) 2003-05-14 2009-09-15 Intel Corporation Stencil and method for depositing material onto a substrate
US7129590B2 (en) 2003-05-14 2006-10-31 Intel Corporation Stencil and method for depositing material onto a substrate
US20060249858A1 (en) * 2003-05-14 2006-11-09 Watson Jeffrey R Stencil and method for depositing material onto a substrate
US20040229406A1 (en) * 2003-05-14 2004-11-18 Watson Jeffrey R. Stencil and method for depositing material onto a substrate
US20080108178A1 (en) * 2003-06-11 2008-05-08 Fry's Metals, Inc. Thermoplastic fluxing underfill method
US7166491B2 (en) 2003-06-11 2007-01-23 Fry's Metals, Inc. Thermoplastic fluxing underfill composition and method
US20080110530A1 (en) * 2003-06-11 2008-05-15 Fry's Metals, Inc. Thermoplastic fluxing underfill composition
US7443040B2 (en) * 2003-07-09 2008-10-28 Chartered Semiconductor Manufacturing Ltd. Aluminum cap with electroless nickel/immersion gold
US20060214310A1 (en) * 2003-07-09 2006-09-28 Chartered Semiconductor Manufacturing Ltd. Aluminum cap with electroless nickel/immersion gold
US20060278999A1 (en) * 2003-09-29 2006-12-14 Phoenix Precision Technology Corporation Substrate for Pre-Soldering Material and Fabrication Method Thereof
US7319276B2 (en) * 2003-09-29 2008-01-15 Phoenix Precision Technology Corporation Substrate for pre-soldering material and fabrication method thereof
US7247683B2 (en) 2004-08-05 2007-07-24 Fry's Metals, Inc. Low voiding no flow fluxing underfill for electronic devices
US20060030682A1 (en) * 2004-08-05 2006-02-09 Frys Metals, Inc. Low voiding no flow fluxing underfill for electronic devices
US20090301760A1 (en) * 2005-06-16 2009-12-10 Masato Shimamura Method of Soldering a Module Board
US8448870B2 (en) 2006-07-10 2013-05-28 Nxp B.V. Transponder and method of producing a transponder
US20090294542A1 (en) * 2006-07-10 2009-12-03 Nxp B.V. Transponder and Method of Producing a Transponder
US20110201160A1 (en) * 2010-02-18 2011-08-18 Hynix Semiconductor Inc. Metal-embedded substrate and method for manufacturing semiconductor package using the same
US20140206143A1 (en) * 2013-01-21 2014-07-24 International Business Machines Corporation Chip stack with electrically insulating walls
US20140203428A1 (en) * 2013-01-21 2014-07-24 International Business Machines Corporation Chip stack with electrically insulating walls
US8993379B2 (en) * 2013-01-21 2015-03-31 International Business Machines Corporation Chip stack with electrically insulating walls
US9093446B2 (en) * 2013-01-21 2015-07-28 International Business Machines Corporation Chip stack with electrically insulating walls
US9418976B2 (en) 2013-01-21 2016-08-16 International Business Machines Corporation Chip stack with electrically insulating walls
US8877558B2 (en) 2013-02-07 2014-11-04 Harris Corporation Method for making electronic device with liquid crystal polymer and related devices
US9293438B2 (en) 2013-07-03 2016-03-22 Harris Corporation Method for making electronic device with cover layer with openings and related devices
US9681543B2 (en) 2013-07-03 2017-06-13 Harris Corporation Method for making electronic device with cover layer with openings and related devices
US20150072479A1 (en) * 2013-09-09 2015-03-12 Rajendra C. Dias Ablation method and recipe for wafer level underfill material patterning and removal
US9786517B2 (en) * 2013-09-09 2017-10-10 Intel Corporation Ablation method and recipe for wafer level underfill material patterning and removal

Also Published As

Publication number Publication date
JP2002513208A (en) 2002-05-08
WO1999056312A1 (en) 1999-11-04
US20010000929A1 (en) 2001-05-10
US6265776B1 (en) 2001-07-24
EP1076913A1 (en) 2001-02-21

Similar Documents

Publication Publication Date Title
US6228678B1 (en) Flip chip with integrated mask and underfill
US20010017414A1 (en) Flip chip with integrated mask and underfill
US6228681B1 (en) Flip chip having integral mask and underfill providing two-stage bump formation
US6194788B1 (en) Flip chip with integrated flux and underfill
US6774497B1 (en) Flip-chip assembly with thin underfill and thick solder mask
KR100605435B1 (en) Semiconductor device and assembling method thereof
US6821878B2 (en) Area-array device assembly with pre-applied underfill layers on printed wiring board
US6610559B2 (en) Integrated void-free process for assembling a solder bumped chip
US6190940B1 (en) Flip chip assembly of semiconductor IC chips
US6566234B1 (en) Semiconductor flip-chip package and method for the fabrication thereof
US7166491B2 (en) Thermoplastic fluxing underfill composition and method
US5814401A (en) Selectively filled adhesive film containing a fluxing agent
US6861285B2 (en) Flip chip underfill process
KR20030067590A (en) Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same
US20050028361A1 (en) Integrated underfill process for bumped chip assembly
US7279359B2 (en) High performance amine based no-flow underfill materials for flip chip applications
US5988485A (en) Flux cleaning for flip chip technology using environmentally friendly solvents
US20030059978A1 (en) Flip chip mounting method
GB2603623A (en) Assembly of a chip to a substrate
US20040083606A1 (en) Circuit wiring board and method of manufacturing the same
JP2000068308A (en) Electronic component and method for mounting the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: FRY'S METALS, INC., D/B/A ALPHA METALS, INC., NEW

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GILLEO, KENNETH BURTON;BLUMEL, DAVID;REEL/FRAME:011906/0214;SIGNING DATES FROM 20010605 TO 20010608

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION