US20010015440A1 - Thin film transistor - Google Patents
Thin film transistor Download PDFInfo
- Publication number
- US20010015440A1 US20010015440A1 US09/784,062 US78406201A US2001015440A1 US 20010015440 A1 US20010015440 A1 US 20010015440A1 US 78406201 A US78406201 A US 78406201A US 2001015440 A1 US2001015440 A1 US 2001015440A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor layer
- recessions
- protrusions
- drain electrode
- source electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 28
- 239000010408 film Substances 0.000 claims abstract description 116
- 239000004065 semiconductor Substances 0.000 claims abstract description 77
- 238000005530 etching Methods 0.000 claims abstract description 36
- 239000013078 crystal Substances 0.000 claims abstract description 19
- 239000000758 substrate Substances 0.000 claims description 53
- 239000004973 liquid crystal related substance Substances 0.000 claims description 30
- 229910052751 metal Inorganic materials 0.000 claims description 25
- 239000002184 metal Substances 0.000 claims description 25
- 239000011159 matrix material Substances 0.000 claims description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 abstract description 56
- 239000012535 impurity Substances 0.000 abstract description 31
- 230000000694 effects Effects 0.000 abstract description 19
- 238000000034 method Methods 0.000 abstract description 16
- 230000008569 process Effects 0.000 abstract description 12
- 230000001681 protective effect Effects 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 11
- 230000007547 defect Effects 0.000 description 10
- 239000012467 final product Substances 0.000 description 9
- 230000009467 reduction Effects 0.000 description 9
- 239000010936 titanium Substances 0.000 description 8
- 238000011109 contamination Methods 0.000 description 6
- 230000005684 electric field Effects 0.000 description 5
- 230000002411 adverse Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000011651 chromium Substances 0.000 description 4
- 238000010030 laminating Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000000737 periodic effect Effects 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 238000005452 bending Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- the present invention generally relates to a thin film transistor, and particularly relates to a thin film transistor including a semiconductor film made of amorphous silicon (a—Si).
- liquid crystal display devices have been used in variety of electric apparatuses.
- active-matrix-type liquid crystal display devices adopting switching elements as active elements which offer equivalent display characteristics to those of CRT (Cathode Ray Tube) have been widely used in OA apparatuses such as personal computers, or AV apparatuses such as portable televisions, or the like.
- CRT Cathode Ray Tube
- An example structure of such active-matrix-type liquid crystal devices will be explained in details in reference to FIG. 6.
- FIG. 6 is a cross sectional view schematically illustrating the typical structure of the active-matrix-type liquid crystal display device.
- the active-matrix-type liquid crystal display device includes a TFT (Thin Film Transistor) substrate 101 and a counter substrate 102 which are connected so as to face one another, and liquid crystal 103 sealed in a space between the TFT substrate 101 and the counter substrate 102 .
- TFT Thin Film Transistor
- the TFT substrate 101 includes a transparent insulating substrate 104 , and a gate electrode 105 , a source bus line (not shown), a TFT (not shown) and a pixel electrode 106 connected to the TFT which are formed on the surface of the transparent insulating substrate 104 on the side of the liquid crystal 103 , and further includes an alignment film 107 formed so as to cover the entire surface of the transparent insulating substrate 104 including these members. The surface of this alignment film 107 is rubbing processed.
- the counter substrate 102 includes a transparent insulating substrate 108 , and a transparent electrode 109 and an alignment film 110 which are formed in this order on a color filter (not shown) disposed on the surface of the transparent insulating substrate 108 on the side of the liquid crystal 103 .
- the surface of this alignment film 110 is rubbing processed.
- reference numerals 111 and 112 indicate polarizing plates.
- FIG. 7 is a plan view illustrating a layout per pixel of the TFT substrate 101
- FIG. 8 illustrates a cross section of the portion along an arrow line B-B in FIG. 8.
- the TFT substrate 101 includes gate bus lines 113 and source bus lines 114 arranged in a matrix form. Further, a gate electrode 105 and a source electrode 115 are formed as branches of the gate bus line 113 and the source bus line 114 respectively for each pixel.
- the gate electrode 105 is formed on the transparent insulating substrate 104 , and thereafter, a gate insulating film 116 is formed thereon so as to cover the gate electrode 105 . Then, on this gate insulating film 116 , an amorphous silicon semiconductor layer 117 without impurity and an amorphous silicon semiconductor layer 118 with impurity are patterned in a shape of island. Further, the source electrode 115 and the drain electrode 119 are formed by etching by setting an etching selectivity ratio to the amorphous silicon semiconductor layer 118 with impurity (the amorphous silicon semiconductor layer 118 is not etched completely).
- this amorphous silicon semiconductor layer 118 with impurity is subjected to etching to form a source/drain separated portion, and further the pixel electrode 106 is formed by the transparent electrode. Thereafter, the entire surface of the TFT substrate 101 is covered with an protective film 120 .
- a path for flowing therethrough an OFF-state current (to be described later) formed on the surface or the interface of the amorphous silicon semiconductor layer 117 without impurity at a portion (source/drain separated portion) between the source electrode 115 and the drain electrode 119 is referred to as a back channel.
- the following problem remains unsolved. That is, in the state an electric field induced by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself becomes not less than the threshold level of the back channel, the OFF-state current value of the TFT (leak current value in the OFF state) increases due to the back channel effects.
- the ratio of the ON-state current to the OFF-state current of the TFT determines the contrast of the display device which greatly affects the display quality.
- the described phenomenon of increasing the OFF-state current value of the TFT due to the back channel effects is induced by driving the thin film transistor over a long period of time, and the foregoing problem of an increase in the OFF-state current is serious as it affects the reliability of the product.
- the back channel effects are defined to be a phenomenon in which electrons are induced in the back channel by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself.
- Japanese Unexamined Patent Publication No. 8440/1996 discloses a structure wherein a p-type amorphous silicon layer is formed between the amorphous silicon semiconductor layer and the protective film in the back channel region so as to prevent an increase in OFF-state current value caused by electrons induced in the back channel.
- a thin film transistor of the present invention is arranged so as to include:
- a gate electrode provided on a transparent insulating substrate
- a source electrode and a drain electrode formed on the first semiconductor layer via a second semiconductor layer which functions as a contact layer
- protrusions and recessions are formed in a separated portion between the source electrode and the drain electrode on a surface of the first semiconductor layer.
- the surface of the first semiconductor layer between the source electrode and the drain electrode is referred to as a back channel region (a region where a back channel is formed).
- the non-bonded area where bonds are cut is increased in the back channel region by the surface protrusions and recessions formed in the source/drain separated portion on the surface (back channel region) of the first semiconductor layer, and the number of uncombined bonds increases consequently. Accordingly, defects which trap carriers increase in the back channel region, and the effect of bending a band can be suppressed, and whereby a threshold value of the back channel can be increased.
- the OFF-state current value of the TFT increases. It is therefore possible to reduce an OFF-state current value by increasing the threshold value of the back channel as in the foregoing structure of the present invention.
- FIG. 1 is a cross-sectional view schematically illustrating the structure of an active-matrix-type liquid crystal display device adopting a thin film transistor (TFT) in accordance with one embodiment of the present invention.
- TFT thin film transistor
- FIG. 2 is a plan view illustrating one pixel portion of the active-matrix-type liquid crystal display device of FIG. 1.
- FIG. 3 is a cross-sectional view of the portion along an A-A arrow line in FIG. 2.
- FIGS. 4 ( a ) through 4 ( d ) are explanatory views illustrating manufacturing processes of the TFT.
- FIG. 5( a ) is an explanatory view which explains an OFF-state current induced by the back channel effect of the TFT.
- FIG. 5( b ) is an explanatory view which explains the mechanism of forming protrusions and recessions in a back channel region, reflecting the crystal grain diameters of a metal film for use in forming a source electrode and a drain electrode.
- FIG. 6 is a cross-sectional view schematically illustrating the typical structure of the active-matrix-type liquid crystal display device adopting a TFT.
- FIG. 7 is a plan view illustrating one pixel portion of a active-matrix-type liquid crystal display device adopting a conventional TFT.
- FIG. 8 is a cross-sectional view of the portion along a B-B arrow line in FIG. 7.
- FIG. 1 is a cross sectional view schematically illustrating the structure of an active-matrix-type liquid crystal display device adopting a thin film transistor (hereinafter referred to as TFT (Thin Film Transistor)) of the present embodiment.
- the active-matrix-type liquid crystal display device includes a TFT substrate 1 and a counter substrate 2 which are connected so as to face one another, and liquid crystal 3 sealed in a space formed between the TFT substrate 1 and the counter substrate 2 .
- the TFT substrate 1 includes a transparent insulating substrate 4 , and a gate electrode 5 , a source bus-line (not shown), a TFT (not shown), and a pixel electrode 6 connected to the TFT which are formed on the surface of the transparent insulating substrate 4 on the side of the liquid crystal 3 , and further includes an alignment film 7 formed so as to cover the entire surfaces of the above members. The surface of this alignment film 7 is rubbing processed.
- the counter substrate 2 includes a transparent insulating substrate 8 , and a transparent electrode 9 and an alignment film 10 which are formed in this order on a color filter (not shown) formed on the surface of the transparent insulating substrate 8 on the side of the liquid crystal 3 .
- This alignment film 10 is rubbing processed.
- reference numerals 11 and 12 indicate polarizing plates.
- FIG. 2 is a plan view illustrating a layout per pixel of the TFT substrate 1
- FIG. 3 illustrates a cross section of the portion along an arrow line A-A in FIG. 2.
- the TFT substrate 1 includes gate bus lines 13 and source bus lines 14 arranged in a matrix form.
- the TFT substrate 1 further includes a gate electrode 5 and a source electrode 15 formed as branches of the gate bus line 13 and the source bus line 14 respectively for each pixel.
- the gate electrode 5 is formed, and further a gate insulating film 16 is formed so as to cover the entire surface of the transparent insulating substrate 4 including the gate electrode 5 .
- a gate insulating film 16 is formed above the gate electrode 5 .
- an amorphous silicon semiconductor layer 17 without impurity (first semiconductor layer) is formed via the gate insulating film 16 .
- a source electrode 15 and a drain electrode 19 are formed via an amorphous silicon semiconductor layer 18 with impurity (second semiconductor layer).
- a source/drain separated portion On the surface 17 a of the amorphous silicon semiconductor layer 17 between the source electrode 15 and the drain electrode 19 (hereinafter referred to as a source/drain separated portion), surface protrusions and recessions are formed on the order of several hundreds of ⁇ RMS (Root Mean Square).
- the surface of the amorphous silicon semiconductor layer 17 between the source electrode 15 and the drain electrode 19 is referred to as a back channel region (a region in which back channel is formed).
- the surface protrusions and recessions formed in the back channel region are formed reflecting the crystal grain diameters of the metal film for use in forming the source electrode 15 and the drain electrode 19 .
- the functions and effects of the surface protrusions and recessions will be explained in details later.
- the pixel electrode 6 composed of a transparent electrode is arranged so as to be connected to the drain electrode 19 , and the entire surface of the TFT substrate 1 is covered with a protective film 20 .
- a Tantalum (Ta) film is formed on the transparent insulating substrate 4 made of glass, etc., and the gate electrode 5 is formed by the photolithography process and the etching process such as dry etching (see FIG. 4( a )).
- Ta is adopted for the material of the gate electrode 5 .
- the material for the gate electrode 5 is not necessarily limited to Ta, and any metal which offers a predetermined bus line resistance such as aluminum (Al), titanium (Ti), chromium (Cr) or alloys thereof may be adopted.
- a gate electrode 5 of a laminated structure of TiN/Ta/TaN or Ti/Al/Ti may be adopted as well.
- a gate insulating film 16 made of silicon nitride (SiN), an amorphous silicon without impurity and an amorphous silicon with impurity are formed successively by the plasma CVD (chemical vapor deposition) method.
- an amorphous silicon film 17 ′ without impurity and an amorphous silicon film 18 ′ with impurity are patterned in a shape of island by the photolithography process and the etching process (see FIG. 4( b )).
- the Ta film for use in forming the source electrode 15 and the drain electrode 19 , and the amorphous silicon film 18 ′ for use in forming the amorphous silicon film 18 , formed under the Ta film are subjected to continuous dry etching without setting an etching selection ratio (both the Ta film and the amorphous silicon film 18 ′ are etched completely), thereby forming the source/drain separated region 21 .
- the formation of the amorphous silicon semiconductor layer 17 without impurity, the amorphous silicon semiconductor layer 18 with impurity, the source electrode 15 and the drain electrode 19 can be completed by the single etching process (see FIG. 4( c )).
- the surface protrusions and recessions can be formed on the order of several hundreds of ⁇ RMS reflecting the crystal grain diameters of the metal film (the Ta film in this example) for use in forming the source electrode 15 and the drain electrode 19 (as indicated by reference numeral 17 a in Figures).
- the Ta film is adopted for the source electrode 15 and the drain electrode 19 .
- the metal film of the present invention is not necessarily limited to the Ta film, and any metals that can offer a predetermined bus line resistance such as aluminum (Al), titanium (Ti), chromium (Cr) or alloys thereof may be adopted.
- a gate electrode 5 of a laminated structure of TiN/Ta/TaN or Ti/Al/Ti may be adopted as well.
- a transparent electrically conductive film such as ITO (indium tin oxide) or the like may be adopted.
- the pixel electrode 6 is formed so as to be connected to the drain electrode 19 , and a protective film 20 made of SiN, etc., is formed so as to cover the entire surface of the TFT substrate 1 by the plasma CVD method (see FIG. 4( d )).
- the surface protrusions and recessions are formed in the back channel region 17 a on the order of several hundreds of ⁇ RMS reflecting the crystal grain diameters of the metal film (the Ta film in this example) for use in forming the source electrode 15 and the drain electrode 19 .
- These surface protrusions and recessions are formed by differences in etching ratio within the metal film according to the crystal concentration.
- the resulting surface protrusions and recessions increase a non-bonded area where bonds are cut in the back channel region 17 a, and the number of uncombined bonds increases consequently. Accordingly, defects in the back channel region 17 a increase, which in turn increases a threshold value of the back channel.
- the back channel effect indicates such phenomenon that electrons are induced in the back channel by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself.
- the source electrode 115 and the drain electrode 119 are etched by setting the etching selectivity ratio to the amorphous silicon semiconductor layer 118 with impurity (the amorphous silicon semiconductor layer 118 is not etched completely), followed by the separation etching of the amorphous silicon semiconductor layer 118 with impurity in a source/drain separated portion, the surface protrusions and recessions can be formed only on the order of several ⁇ RMS. Therefore, it is not possible to increase defects in the back channel region to the sufficient level for suppressing the back channel effect. It is therefore difficult to reduce the OFF-state current value by the conventional method.
- the surface protrusions and recessions in the back channel region 17 a which permits a reduction in OFF-state current value can be formed with ease without lowering the yield of the TFT substrate 1 .
- these protrusions and recessions can be formed in the back channel region 17 a without increasing the manufacturing cost.
- protrusions and recessions can be formed reflecting the crystal grain diameters of the metal film for use in forming the source electrode 15 and the drain electrode 19 .
- These surface protrusions and recessions are formed, for example, by the following mechanisms.
- the metal film has such characteristic that a boundary between crystal grains is liable to be etched, and for this reason, a difference occurs in etching rate between the “crystal grain boundary” and the “transcrystal”. Namely, there arises differences in etching rate within the metal film according to the crystal concentration.
- the amorphous silicon semiconductor layer 17 is therefore etched in such a manner that recessions are formed corresponding to the grain boundary portions of the crystal grains, while the protrusions are formed corresponding to the transcrystal portions of the crystal grains as illustrated in FIG. 5( b ).
- “K” corresponds to the crystal grain diameter of the metal film. Specifically, as illustrated in FIG.
- protrusions and recessions on the surface of the amorphous silicon semiconductor layer 17 are preferably in size within the range of from 100 ⁇ to 900 ⁇ RMS, more preferably within the range of from 200 ⁇ to 800 ⁇ RMS.
- the RMS can be defined as follows:
- RMS ⁇ (Zi ⁇ Zave) 2 /N ⁇ 1 ⁇ 2 .
- the RMS indicates the square root of the mean of the squares of a periodic function for one period, which is different from the standard deviation.
- the RMS is considered to be identical to the standard deviation for the following reasons. That is, in the case of forming the protrusions and recessions reflecting the crystal grain boundary of an ideal crystal film without variations in etching precision, the resulting surface protrusions and recessions of the semiconductor layer can be defined by a periodic function. In practice, however, a complete periodic function cannot be obtained, and thus the square root of the mean of the squares over several periods would be identical to the standard deviation.
- the protrusions and recessions in size within a range of from 100 ⁇ to 900 ⁇ RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 100 ⁇ RMS, a non-bonded area where bonds are cut can be increased in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 900 ⁇ RMS, adverse effects on the surface condition such as a reduction in adhesiveness which possibly occur when laminating thereon another film can be suppressed. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region increases which in turn increases the threshold value of the back channel.
- the protrusions and recessions in size within a range of from 200 ⁇ to 800 ⁇ RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 200 ⁇ RMS, a still larger non-bonded area where bonds are cut can be achieved in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 800 ⁇ RMS, adverse effects on the surface condition such as a reduction in adhesiveness which possibly occur when laminating thereon another film can be more suppressed. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product.
- the number of defects in the back channel region further increases which in turn further increases the threshold value of the back channel. It is therefore possible to obtain a still larger defect area in the back channel region in more desirable state as compared to the above structure having the protrusions and recessions in size within the range of from 100 ⁇ to 900 ⁇ RMS.
- amorphous silicon without impurity is formed by a plasma CVD device under the following conditions:
- the lower limit (200 ⁇ ) for the film thickness of the amorphous silicon film without impurity indicates the minimum required film thickness for ensuring a desired level of the OFF-state current value of the transistor.
- the upper limit (2000 ⁇ ) of the film thickness indicates the maximum required film thickness for ensuring the desired level of the OFF-state current value of the transistor.
- amorphous silicon with impurity is formed under the following conditions:
- the lower limit (200 ⁇ ) of the film thickness of the amorphous silicon film without impurity indicates the minimum required film thickness for ensuring a desired level of the OFF-state current value of the transistor.
- the upper limit (1000 ⁇ ) for the film thickness indicates the maximum required film thickness for suppressing the manufacturing cost.
- the amorphous silicon film without impurity and the amorphous silicon film with impurity are patterned in a shape of island by the photolithography process and the etching process to be formed into an amorphous silicon film 17 ′ without impurity and an amorphous silicon film 18 ′ with impurity respectively.
- a Ta film for use in forming the source electrode 15 and the drain electrode 19 is formed by the sputtering device under the following conditions:
- film thickness not less than 100 ⁇ .
- the source/drain separated portion 21 is formed by continuously etching the Ta film and the amorphous silicon semiconductor film 18 ′ with impurity without setting an etching selectivity ratio (both the Ta film and the amorphous silicon semiconductor film 18 ′ are etched completely) under the following conditions:
- the surface protrusions and recessions can be formed in the back channel region 17 a on the order of several hundreds of ⁇ RMS.
- the amorphous silicon semiconductor layer 17 without impurity, the amorphous silicon semiconductor layer 18 with impurity, the source electrode 15 and the drain electrode 19 can be formed.
- the conditions for the formation of films and the etching adopted in the above preferred embodiment are optimal values for the film forming device and the etching device adopted by the applicant of the present application using conditions of the devices such a capacity of a chamber, etc.
- the present embodiment is therefore not intended to be limited to the above conditions, and the film forming conditions and the etching conditions can be adjusted to be suited for respective devices to be adopted.
- the source electrode 15 and the drain electrode 19 are formed from the Ta film.
- the metal film for use in forming these electrodes is not limited to the Ta film, and as explained in the above preferred embodiment, any metal which offers a bus resistance of a predetermined level can be adopted.
- amorphous silicon is adopted for the semiconductor layer, however, polysilicon may be equally adopted as well.
- the thin film transistor of the present embodiment is applicable, for example, to the active-matrix-type liquid crystal display device of FIG. 6.
- This active-matrix-type liquid crystal display device includes a TFT (Thin Film Transistor) substrate 101 for forming thereon TFTs and a counter substrate 102 which are connected so as to face one another, and liquid crystal 103 sealed in a space formed between the TFT substrate 101 and the counter substrate 102 .
- TFT Thin Film Transistor
- the TFT substrate 101 includes a transparent insulating substrate 104 , and gate electrodes 105 , source bus lines (not shown), TFTs (not shown) and pixel electrodes 106 connected to the TFTs which are formed in a matrix form on the surface of the transparent insulating substrate 104 on the side of the liquid crystal 103 , and the TFT substrate 101 further includes an alignment film 107 formed so as to cover the entire surface of the transparent insulating substrate 104 including the above members. The surface of this alignment film 107 is rubbing processed.
- the counter substrate 102 includes a transparent insulating substrate 108 , and a transparent electrode 109 (counter electrode) and an alignment film 110 which are formed in this order on a color filter (not shown) disposed on the surface of the transparent insulating substrate 108 on the side of the liquid crystal 103 .
- the surface of this alignment film 110 is rubbing processed.
- the thin film transistor of the present invention is arranged so as to include:
- a gate electrode provided on a transparent insulating substrate
- a source electrode and a drain electrode formed on the first semiconductor layer via a second semiconductor layer which functions as a contact layer
- protrusions and recessions are formed in a separated portion between the source electrode and the drain electrode on a surface of the first semiconductor layer.
- the protrusions and recessions on the first semiconductor are formed in size within a range of from 100 ⁇ to 900 ⁇ RMS.
- the protrusions and recessions on the surface of the first semiconductor layer in size of not less than 100 ⁇ RMS, a still larger non-bonded area where bonds are cut can be formed in the back channel region.
- the protrusions and recessions in size of not more than 900 ⁇ RMS, adverse effects on the surface condition which possibly occur when laminating thereon another film can be prevented. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region increases which in turn increases the threshold value of the back channel.
- the protrusions and recessions on the first semiconductor are formed in size within a range of from 200 ⁇ to 800 ⁇ RMS.
- the protrusions and recessions in size within a range of from 200 ⁇ to 800 ⁇ RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 200 ⁇ RMS, a still larger non-bonded area where bonds are cut can be achieved in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 800 ⁇ RMS, adverse effects on surface condition which possibly occur when laminating thereon another film can be more suppressed. Consequently, the number of uncombined bonds can be more increased in the back channel region in the semiconductor element as final product.
- the number of defects in the back channel region further increases which in turn further increases the threshold value of the back channel. It is therefore possible to obtain a still larger defect area in the back channel region in more desirable state as compared to the above structure having the protrusions and recessions in size within the range of from 100 ⁇ to 900 ⁇ RMS.
- the protrusions and recessions in the separated portion between the source electrode and the drain electrode on the first semiconductor layer be formed by continuously etching the second semiconductor layer and a metal film for use in forming the source electrode and the drain electrode without setting the etching selectivity ratio (both the second semiconductor layer and the metal film are etched completely).
- protrusions and recessions reflecting the crystal gain diameters of the metal film for use in forming the source electrode and the drain electrode can be formed on the surface of the first semiconductor layer between the source electrode and the drain electrode.
- protrusions and recessions are formed by difference in etching rate within the metal film according the crystal concentration.
- protrusions and recessions on the surface of the semiconductor layer, by adopting the foregoing continuous etching, desirable protrusions and recessions can be formed with ease. Namely, these protrusions and recessions can be formed on the surface of the first semiconductor layer surface without requiring troublesome steps, i.e., increasing the manufacturing cost.
Abstract
Description
- The present invention generally relates to a thin film transistor, and particularly relates to a thin film transistor including a semiconductor film made of amorphous silicon (a—Si).
- Recently, for their superior characteristics as to compact size, thinness, low power consumption, light weight, etc., liquid crystal display devices have been used in variety of electric apparatuses. Particularly, active-matrix-type liquid crystal display devices adopting switching elements as active elements which offer equivalent display characteristics to those of CRT (Cathode Ray Tube) have been widely used in OA apparatuses such as personal computers, or AV apparatuses such as portable televisions, or the like. An example structure of such active-matrix-type liquid crystal devices will be explained in details in reference to FIG. 6.
- FIG. 6 is a cross sectional view schematically illustrating the typical structure of the active-matrix-type liquid crystal display device. The active-matrix-type liquid crystal display device includes a TFT (Thin Film Transistor)
substrate 101 and acounter substrate 102 which are connected so as to face one another, andliquid crystal 103 sealed in a space between theTFT substrate 101 and thecounter substrate 102. - The
TFT substrate 101 includes atransparent insulating substrate 104, and agate electrode 105, a source bus line (not shown), a TFT (not shown) and apixel electrode 106 connected to the TFT which are formed on the surface of the transparentinsulating substrate 104 on the side of theliquid crystal 103, and further includes analignment film 107 formed so as to cover the entire surface of the transparentinsulating substrate 104 including these members. The surface of thisalignment film 107 is rubbing processed. - On the other hand, the
counter substrate 102 includes atransparent insulating substrate 108, and atransparent electrode 109 and analignment film 110 which are formed in this order on a color filter (not shown) disposed on the surface of the transparentinsulating substrate 108 on the side of theliquid crystal 103. The surface of thisalignment film 110 is rubbing processed. In FIG. 6,reference numerals - The structure of a conventional TFT adopted in the active-matrix-type liquid crystal display device will be explained in details in reference to FIGS. 7 and 8. FIG. 7 is a plan view illustrating a layout per pixel of the
TFT substrate 101, while FIG. 8 illustrates a cross section of the portion along an arrow line B-B in FIG. 8. - As illustrated in FIG. 7, the
TFT substrate 101 includesgate bus lines 113 andsource bus lines 114 arranged in a matrix form. Further, agate electrode 105 and asource electrode 115 are formed as branches of thegate bus line 113 and thesource bus line 114 respectively for each pixel. - Next, the concrete structure of the TFT will be explained while explaining the manufacturing steps thereof in reference to FIG. 8.
- First, the
gate electrode 105 is formed on the transparentinsulating substrate 104, and thereafter, agate insulating film 116 is formed thereon so as to cover thegate electrode 105. Then, on this gateinsulating film 116, an amorphoussilicon semiconductor layer 117 without impurity and an amorphoussilicon semiconductor layer 118 with impurity are patterned in a shape of island. Further, thesource electrode 115 and thedrain electrode 119 are formed by etching by setting an etching selectivity ratio to the amorphoussilicon semiconductor layer 118 with impurity (the amorphoussilicon semiconductor layer 118 is not etched completely). Then, this amorphoussilicon semiconductor layer 118 with impurity is subjected to etching to form a source/drain separated portion, and further thepixel electrode 106 is formed by the transparent electrode. Thereafter, the entire surface of theTFT substrate 101 is covered with anprotective film 120. - Hereinafter, a path for flowing therethrough an OFF-state current (to be described later) formed on the surface or the interface of the amorphous
silicon semiconductor layer 117 without impurity at a portion (source/drain separated portion) between thesource electrode 115 and thedrain electrode 119 is referred to as a back channel. - However, for the thin film transistor manufactured by the foregoing conventional method, the following problem remains unsolved. That is, in the state an electric field induced by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself becomes not less than the threshold level of the back channel, the OFF-state current value of the TFT (leak current value in the OFF state) increases due to the back channel effects. The ratio of the ON-state current to the OFF-state current of the TFT determines the contrast of the display device which greatly affects the display quality. Further, the described phenomenon of increasing the OFF-state current value of the TFT due to the back channel effects is induced by driving the thin film transistor over a long period of time, and the foregoing problem of an increase in the OFF-state current is serious as it affects the reliability of the product.
- Here, the back channel effects are defined to be a phenomenon in which electrons are induced in the back channel by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself.
- Here, as a solution to the above problem, for example, Japanese Unexamined Patent Publication No. 8440/1996 (Tokukaihei 8-8440 published on Jan. 12, 1996) discloses a structure wherein a p-type amorphous silicon layer is formed between the amorphous silicon semiconductor layer and the protective film in the back channel region so as to prevent an increase in OFF-state current value caused by electrons induced in the back channel.
- However, according to the structure of the thin film transistor disclosed in Japanese Unexamined Patent Publication No. 8440/1996, a problem arises in that for the formation of this p-type amorphous silicon layer, the required number of steps for manufacturing the thin film transistor increases, resulting in an increase in manufacturing cost.
- According to the foregoing conventional method, it is therefore not possible to provide the thin film transistor which realizes a further reduction in OFF-state current and which can be manufactured at lower cost through a smaller number of steps.
- It is an object of the present invention to provide a thin film transistor which realizes a further reduction in OFF-state current and which can be manufactured at lower cost through a smaller number of steps.
- In order to attain the foregoing object, a thin film transistor of the present invention is arranged so as to include:
- a gate electrode provided on a transparent insulating substrate;
- a first semiconductor layer formed on the gate electrode via a gate insulating film; and
- a source electrode and a drain electrode formed on the first semiconductor layer via a second semiconductor layer which functions as a contact layer,
- wherein protrusions and recessions are formed in a separated portion between the source electrode and the drain electrode on a surface of the first semiconductor layer.
- Here, the surface of the first semiconductor layer between the source electrode and the drain electrode is referred to as a back channel region (a region where a back channel is formed).
- In the foregoing structure, the non-bonded area where bonds are cut is increased in the back channel region by the surface protrusions and recessions formed in the source/drain separated portion on the surface (back channel region) of the first semiconductor layer, and the number of uncombined bonds increases consequently. Accordingly, defects which trap carriers increase in the back channel region, and the effect of bending a band can be suppressed, and whereby a threshold value of the back channel can be increased. In the state where an electric field induced by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself becomes not less than the threshold level, the OFF-state current value of the TFT increases. It is therefore possible to reduce an OFF-state current value by increasing the threshold value of the back channel as in the foregoing structure of the present invention.
- Furthermore, by suppressing an increase in OFF-state current value, such problem that the final product becomes less reliable due to a reduction in contrast over a long time driving of a panel can be more surely prevented.
- For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.
- FIG. 1 is a cross-sectional view schematically illustrating the structure of an active-matrix-type liquid crystal display device adopting a thin film transistor (TFT) in accordance with one embodiment of the present invention.
- FIG. 2 is a plan view illustrating one pixel portion of the active-matrix-type liquid crystal display device of FIG. 1.
- FIG. 3 is a cross-sectional view of the portion along an A-A arrow line in FIG. 2.
- FIGS.4(a) through 4(d) are explanatory views illustrating manufacturing processes of the TFT.
- FIG. 5(a) is an explanatory view which explains an OFF-state current induced by the back channel effect of the TFT.
- FIG. 5(b) is an explanatory view which explains the mechanism of forming protrusions and recessions in a back channel region, reflecting the crystal grain diameters of a metal film for use in forming a source electrode and a drain electrode.
- FIG. 6 is a cross-sectional view schematically illustrating the typical structure of the active-matrix-type liquid crystal display device adopting a TFT.
- FIG. 7 is a plan view illustrating one pixel portion of a active-matrix-type liquid crystal display device adopting a conventional TFT.
- FIG. 8 is a cross-sectional view of the portion along a B-B arrow line in FIG. 7.
- The following descriptions will explain one embodiment of the present invention, while referring to FIGS. 1 through 6.
- FIG. 1 is a cross sectional view schematically illustrating the structure of an active-matrix-type liquid crystal display device adopting a thin film transistor (hereinafter referred to as TFT (Thin Film Transistor)) of the present embodiment. The active-matrix-type liquid crystal display device includes a
TFT substrate 1 and acounter substrate 2 which are connected so as to face one another, andliquid crystal 3 sealed in a space formed between theTFT substrate 1 and thecounter substrate 2. - The
TFT substrate 1 includes atransparent insulating substrate 4, and agate electrode 5, a source bus-line (not shown), a TFT (not shown), and apixel electrode 6 connected to the TFT which are formed on the surface of thetransparent insulating substrate 4 on the side of theliquid crystal 3, and further includes analignment film 7 formed so as to cover the entire surfaces of the above members. The surface of thisalignment film 7 is rubbing processed. - On the other hand, the
counter substrate 2 includes atransparent insulating substrate 8, and atransparent electrode 9 and analignment film 10 which are formed in this order on a color filter (not shown) formed on the surface of the transparentinsulating substrate 8 on the side of theliquid crystal 3. Thisalignment film 10 is rubbing processed. In FIG. 1,reference numerals - The structure of the TFT of the present embodiment adopted in the active-matrix-type liquid crystal display device will be explained in details in reference to FIGS. 2 and 3. FIG. 2 is a plan view illustrating a layout per pixel of the
TFT substrate 1, while FIG. 3 illustrates a cross section of the portion along an arrow line A-A in FIG. 2. - As illustrated in FIG. 2, the
TFT substrate 1 includesgate bus lines 13 andsource bus lines 14 arranged in a matrix form. TheTFT substrate 1 further includes agate electrode 5 and asource electrode 15 formed as branches of thegate bus line 13 and thesource bus line 14 respectively for each pixel. - Next, detailed structure of the TFT provided on the
TFT substrate 1 will be explained also in reference to the cross sectional view of FIG. 3. - On the transparent insulating
substrate 4, thegate electrode 5 is formed, and further agate insulating film 16 is formed so as to cover the entire surface of the transparent insulatingsubstrate 4 including thegate electrode 5. Above thegate electrode 5, an amorphoussilicon semiconductor layer 17 without impurity (first semiconductor layer) is formed via thegate insulating film 16. Further, on this amorphoussilicon semiconductor layer 17, asource electrode 15 and adrain electrode 19 are formed via an amorphoussilicon semiconductor layer 18 with impurity (second semiconductor layer). On thesurface 17 a of the amorphoussilicon semiconductor layer 17 between thesource electrode 15 and the drain electrode 19 (hereinafter referred to as a source/drain separated portion), surface protrusions and recessions are formed on the order of several hundreds of Å RMS (Root Mean Square). - Hereinafter, the surface of the amorphous
silicon semiconductor layer 17 between thesource electrode 15 and thedrain electrode 19 is referred to as a back channel region (a region in which back channel is formed). As will be explained in details later, the surface protrusions and recessions formed in the back channel region are formed reflecting the crystal grain diameters of the metal film for use in forming thesource electrode 15 and thedrain electrode 19. The functions and effects of the surface protrusions and recessions will be explained in details later. - Further, the
pixel electrode 6 composed of a transparent electrode is arranged so as to be connected to thedrain electrode 19, and the entire surface of theTFT substrate 1 is covered with aprotective film 20. - Next, in reference to FIG. 4, the manufacturing method of the
TFT substrate 1 and the materials adopted in each member will be explained. - First, a Tantalum (Ta) film is formed on the transparent insulating
substrate 4 made of glass, etc., and thegate electrode 5 is formed by the photolithography process and the etching process such as dry etching (see FIG. 4(a)). In the present embodiment, Ta is adopted for the material of thegate electrode 5. However, the material for thegate electrode 5 is not necessarily limited to Ta, and any metal which offers a predetermined bus line resistance such as aluminum (Al), titanium (Ti), chromium (Cr) or alloys thereof may be adopted. Also, agate electrode 5 of a laminated structure of TiN/Ta/TaN or Ti/Al/Ti may be adopted as well. - Next, on the entire surface of the transparent insulating
substrate 4 including thegate electrode 5, agate insulating film 16 made of silicon nitride (SiN), an amorphous silicon without impurity and an amorphous silicon with impurity are formed successively by the plasma CVD (chemical vapor deposition) method. Subsequently, anamorphous silicon film 17′ without impurity and anamorphous silicon film 18′ with impurity are patterned in a shape of island by the photolithography process and the etching process (see FIG. 4(b)). - Next, after forming the Ta film on the
amorphous silicon film 17′ and theamorphous silicon film 18′, patterning of the Ta film is performed to form thesource electrode 15 and thedrain electrode 19 by the photolithography process. Further, the Ta film for use in forming thesource electrode 15 and thedrain electrode 19, and theamorphous silicon film 18′ for use in forming theamorphous silicon film 18, formed under the Ta film, are subjected to continuous dry etching without setting an etching selection ratio (both the Ta film and theamorphous silicon film 18′ are etched completely), thereby forming the source/drain separatedregion 21. In this way, the formation of the amorphoussilicon semiconductor layer 17 without impurity, the amorphoussilicon semiconductor layer 18 with impurity, thesource electrode 15 and thedrain electrode 19 can be completed by the single etching process (see FIG. 4(c)). - As described, by continuously etching the Ta film for use in forming the
source electrode 15 and thedrain electrode 19 and theamorphous silicon film 18′ for use in forming the amorphoussilicon semiconductor layer 18 with impurity without setting an etching selectivity ratio (both the Ta film and theamorphous silicon film 18′ are etched completely), the surface protrusions and recessions can be formed on the order of several hundreds of Å RMS reflecting the crystal grain diameters of the metal film (the Ta film in this example) for use in forming thesource electrode 15 and the drain electrode 19 (as indicated byreference numeral 17 a in Figures). - In the present embodiment, the Ta film is adopted for the
source electrode 15 and thedrain electrode 19. However, the metal film of the present invention is not necessarily limited to the Ta film, and any metals that can offer a predetermined bus line resistance such as aluminum (Al), titanium (Ti), chromium (Cr) or alloys thereof may be adopted. Also, agate electrode 5 of a laminated structure of TiN/Ta/TaN or Ti/Al/Ti may be adopted as well. Additionally, for thesource electrode 15 and thedrain electrode 19, other than the generally used metal film, a transparent electrically conductive film such as ITO (indium tin oxide) or the like may be adopted. - Thereafter, the
pixel electrode 6 is formed so as to be connected to thedrain electrode 19, and aprotective film 20 made of SiN, etc., is formed so as to cover the entire surface of theTFT substrate 1 by the plasma CVD method (see FIG. 4(d)). - Next, the functions and effects of the surface protrusions and recessions formed in the
back channel region 17 a will be explained in reference to FIG. 5(a). - The surface protrusions and recessions are formed in the
back channel region 17 a on the order of several hundreds of Å RMS reflecting the crystal grain diameters of the metal film (the Ta film in this example) for use in forming thesource electrode 15 and thedrain electrode 19. These surface protrusions and recessions are formed by differences in etching ratio within the metal film according to the crystal concentration. As the resulting surface protrusions and recessions increase a non-bonded area where bonds are cut in theback channel region 17 a, and the number of uncombined bonds increases consequently. Accordingly, defects in theback channel region 17 a increase, which in turn increases a threshold value of the back channel. - On the other hand, when the electric field induced by the externally applied positive ions due to the surface contamination of the
protective film 20, etc., or the electric field induced by the positive charges of theprotective film 20 itself becomes not less than the threshold value of the back channel, the OFF-state current flowing through the current path BC (see FIG. 5(a)) induced by the back channel effect increases. Therefore, by increasing the threshold value of the back channel like the case of the present invention, the OFF-state current value can be reduced. Here, CH in FIG. 5(a) indicates the ON-state current path in the ON state of the TFT. - The back channel effect indicates such phenomenon that electrons are induced in the back channel by the externally applied positive charges due to the surface contaminations or by the positive charges of the protective film itself.
- According to the conventional manufacturing method (see FIG. 8) wherein the
source electrode 115 and thedrain electrode 119 are etched by setting the etching selectivity ratio to the amorphoussilicon semiconductor layer 118 with impurity (the amorphoussilicon semiconductor layer 118 is not etched completely), followed by the separation etching of the amorphoussilicon semiconductor layer 118 with impurity in a source/drain separated portion, the surface protrusions and recessions can be formed only on the order of several Å RMS. Therefore, it is not possible to increase defects in the back channel region to the sufficient level for suppressing the back channel effect. It is therefore difficult to reduce the OFF-state current value by the conventional method. - In contrast, according to the manufacturing method of a TFT of the present embodiment, the surface protrusions and recessions in the
back channel region 17 a which permits a reduction in OFF-state current value can be formed with ease without lowering the yield of theTFT substrate 1. Moreover, these protrusions and recessions can be formed in theback channel region 17 a without increasing the manufacturing cost. - According to the etching method of the present embodiment, on the surface of the amorphous
silicon semiconductor layer 17 without impurity (the first semiconductor layer) between thesource electrode 15 and the drain electrode 19 (back channel region), protrusions and recessions can be formed reflecting the crystal grain diameters of the metal film for use in forming thesource electrode 15 and thedrain electrode 19. These surface protrusions and recessions are formed, for example, by the following mechanisms. - The metal film has such characteristic that a boundary between crystal grains is liable to be etched, and for this reason, a difference occurs in etching rate between the “crystal grain boundary” and the “transcrystal”. Namely, there arises differences in etching rate within the metal film according to the crystal concentration. The amorphous
silicon semiconductor layer 17 is therefore etched in such a manner that recessions are formed corresponding to the grain boundary portions of the crystal grains, while the protrusions are formed corresponding to the transcrystal portions of the crystal grains as illustrated in FIG. 5(b). In FIG. 5(b), “K” corresponds to the crystal grain diameter of the metal film. Specifically, as illustrated in FIG. 5(b), in order to form thesource electrode 15 and thedrain electrode 19 in a separated manner, when etching the metal film using a photoresist pattern Re, the etching occurs at the boundary portion indicated by “K” prior to other portions. As a result, protrusions and recessions can be formed on the surface of the amorphoussilicon semiconductor layer 17. - These protrusions and recessions on the surface of the amorphous
silicon semiconductor layer 17 are preferably in size within the range of from 100 Å to 900 Å RMS, more preferably within the range of from 200 Å to 800 Å RMS. - The RMS can be defined as follows:
- RMS={Σ(Zi−Zave)2/N}½.
- N . . . number of data points
- Zi . . . Z value of each data point
- Zave . . . mean of all the Z values
- Z . . . height of protrusions and recessions at each point measured by a surface roughness measuring device (AFM: Atomic Force Microscope).
- In general term, the RMS indicates the square root of the mean of the squares of a periodic function for one period, which is different from the standard deviation. In the present invention, however, the RMS is considered to be identical to the standard deviation for the following reasons. That is, in the case of forming the protrusions and recessions reflecting the crystal grain boundary of an ideal crystal film without variations in etching precision, the resulting surface protrusions and recessions of the semiconductor layer can be defined by a periodic function. In practice, however, a complete periodic function cannot be obtained, and thus the square root of the mean of the squares over several periods would be identical to the standard deviation.
- By forming the protrusions and recessions in size within a range of from 100 Å to 900 Å RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 100 Å RMS, a non-bonded area where bonds are cut can be increased in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 900 Å RMS, adverse effects on the surface condition such as a reduction in adhesiveness which possibly occur when laminating thereon another film can be suppressed. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region increases which in turn increases the threshold value of the back channel.
- Furthermore, by forming the protrusions and recessions in size within a range of from 200 Å to 800 Å RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 200 Å RMS, a still larger non-bonded area where bonds are cut can be achieved in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 800 Å RMS, adverse effects on the surface condition such as a reduction in adhesiveness which possibly occur when laminating thereon another film can be more suppressed. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region further increases which in turn further increases the threshold value of the back channel. It is therefore possible to obtain a still larger defect area in the back channel region in more desirable state as compared to the above structure having the protrusions and recessions in size within the range of from 100 Å to 900 Å RMS.
- Furthermore, by suppressing an increase in OFF-state current value, such problem that the final product becomes less reliable due to a reduction in contrast over a long time driving of a panel can be more surely prevented.
- Next, a concrete example of the method of manufacturing the thin film transistor of the present embodiment will be explained in reference to FIG. 4(b) and FIG. 4(c).
- To begin with, the processes illustrated in FIG. 4(b) will be explained.
- Firstly, amorphous silicon without impurity is formed by a plasma CVD device under the following conditions:
- power . . . 500 W
- pressure . . . 150 Pa
- film thickness . . . 200 to 2000 Å.
- The lower limit (200 Å) for the film thickness of the amorphous silicon film without impurity indicates the minimum required film thickness for ensuring a desired level of the OFF-state current value of the transistor. On the other hand, the upper limit (2000 Å) of the film thickness indicates the maximum required film thickness for ensuring the desired level of the OFF-state current value of the transistor.
- Next, amorphous silicon with impurity is formed under the following conditions:
- power . . . 800 W
- pressure . . . 180 Pa
- film thickness . . . 200 to 1000 Å.
- The lower limit (200 Å) of the film thickness of the amorphous silicon film without impurity indicates the minimum required film thickness for ensuring a desired level of the OFF-state current value of the transistor. On the other hand, the upper limit (1000 Å) for the film thickness indicates the maximum required film thickness for suppressing the manufacturing cost.
- As described, the amorphous silicon film without impurity and the amorphous silicon film with impurity are patterned in a shape of island by the photolithography process and the etching process to be formed into an
amorphous silicon film 17′ without impurity and anamorphous silicon film 18′ with impurity respectively. - Next, the processes illustrated in FIG. 4(c) will be explained.
- On the
amorphous silicon film 17′ without impurity and theamorphous silicon film 18′ with impurity patterned in a shape of island, a Ta film for use in forming thesource electrode 15 and thedrain electrode 19 is formed by the sputtering device under the following conditions: - power: 10 kw
- pressure: 0.7 Pa
- film thickness: not less than 100 Å.
- Thereafter, using the dry etching device, the source/drain separated
portion 21 is formed by continuously etching the Ta film and the amorphoussilicon semiconductor film 18′ with impurity without setting an etching selectivity ratio (both the Ta film and the amorphoussilicon semiconductor film 18′ are etched completely) under the following conditions: - SF6/O2 gas ratio . . . 1:1
- pressure . . . 10 Pa
- power . . . 0.5 kw.
- With the forgoing etching process of the Ta film and the amorphous
silicon semiconductor film 18′, the surface protrusions and recessions can be formed in theback channel region 17 a on the order of several hundreds of Å RMS. - By the foregoing method, the amorphous
silicon semiconductor layer 17 without impurity, the amorphoussilicon semiconductor layer 18 with impurity, thesource electrode 15 and thedrain electrode 19 can be formed. - It should be noted here that the conditions for the formation of films and the etching adopted in the above preferred embodiment are optimal values for the film forming device and the etching device adopted by the applicant of the present application using conditions of the devices such a capacity of a chamber, etc. The present embodiment is therefore not intended to be limited to the above conditions, and the film forming conditions and the etching conditions can be adjusted to be suited for respective devices to be adopted.
- Similarly, in the present embodiment, the
source electrode 15 and thedrain electrode 19 are formed from the Ta film. However, the metal film for use in forming these electrodes is not limited to the Ta film, and as explained in the above preferred embodiment, any metal which offers a bus resistance of a predetermined level can be adopted. Further, in the present embodiment, amorphous silicon is adopted for the semiconductor layer, however, polysilicon may be equally adopted as well. - The thin film transistor of the present embodiment is applicable, for example, to the active-matrix-type liquid crystal display device of FIG. 6. This active-matrix-type liquid crystal display device includes a TFT (Thin Film Transistor)
substrate 101 for forming thereon TFTs and acounter substrate 102 which are connected so as to face one another, andliquid crystal 103 sealed in a space formed between theTFT substrate 101 and thecounter substrate 102. - The
TFT substrate 101 includes a transparent insulatingsubstrate 104, andgate electrodes 105, source bus lines (not shown), TFTs (not shown) andpixel electrodes 106 connected to the TFTs which are formed in a matrix form on the surface of the transparent insulatingsubstrate 104 on the side of theliquid crystal 103, and theTFT substrate 101 further includes analignment film 107 formed so as to cover the entire surface of the transparent insulatingsubstrate 104 including the above members. The surface of thisalignment film 107 is rubbing processed. - On the other hand, the
counter substrate 102 includes a transparent insulatingsubstrate 108, and a transparent electrode 109 (counter electrode) and analignment film 110 which are formed in this order on a color filter (not shown) disposed on the surface of the transparent insulatingsubstrate 108 on the side of theliquid crystal 103. The surface of thisalignment film 110 is rubbing processed. - As described, the thin film transistor of the present invention is arranged so as to include:
- a gate electrode provided on a transparent insulating substrate;
- a first semiconductor layer formed on the gate electrode via a gate insulating film; and
- a source electrode and a drain electrode formed on the first semiconductor layer via a second semiconductor layer which functions as a contact layer,
- wherein protrusions and recessions are formed in a separated portion between the source electrode and the drain electrode on a surface of the first semiconductor layer.
- In the foregoing structure of the thin film transistor, it is preferable that the protrusions and recessions on the first semiconductor are formed in size within a range of from 100 Å to 900 Å RMS.
- As described, by forming the protrusions and recessions on the surface of the first semiconductor layer in size of not less than 100 Å RMS, a still larger non-bonded area where bonds are cut can be formed in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 900 Å RMS, adverse effects on the surface condition which possibly occur when laminating thereon another film can be prevented. Consequently, the number of uncombined bonds can be increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region increases which in turn increases the threshold value of the back channel.
- Furthermore, by suppressing an increase in OFF-state current value, such problem that the final product becomes less reliable due to a reduction in contrast over a long time driving of a panel can be more surely prevented.
- It is further preferable that the protrusions and recessions on the first semiconductor are formed in size within a range of from 200 Å to 800 Å RMS.
- Furthermore, by forming the protrusions and recessions in size within a range of from 200 Å to 800 Å RMS, the following effects can be achieved. That is, with the protrusions and recessions in size of not less than 200 Å RMS, a still larger non-bonded area where bonds are cut can be achieved in the back channel region. On the other hand, with the protrusions and recessions in size of not more than 800 Å RMS, adverse effects on surface condition which possibly occur when laminating thereon another film can be more suppressed. Consequently, the number of uncombined bonds can be more increased in the back channel region in the semiconductor element as final product. As a result, the number of defects in the back channel region further increases which in turn further increases the threshold value of the back channel. It is therefore possible to obtain a still larger defect area in the back channel region in more desirable state as compared to the above structure having the protrusions and recessions in size within the range of from 100 Å to 900 Å RMS.
- Furthermore, by suppressing an increase in OFF-state current value, such problem that the final product becomes less reliable due to a reduction in contrast over a long time driving of a panel can be more surely prevented.
- It is further preferable that the protrusions and recessions in the separated portion between the source electrode and the drain electrode on the first semiconductor layer be formed by continuously etching the second semiconductor layer and a metal film for use in forming the source electrode and the drain electrode without setting the etching selectivity ratio (both the second semiconductor layer and the metal film are etched completely).
- In the foregoing structure, by continuously etching the metal firm for use in forming the source electrode and the drain electrode and the source/drain separated portion of the second semiconductor layer, protrusions and recessions reflecting the crystal gain diameters of the metal film for use in forming the source electrode and the drain electrode can be formed on the surface of the first semiconductor layer between the source electrode and the drain electrode. These protrusions and recessions are formed by difference in etching rate within the metal film according the crystal concentration.
- According to the foregoing structure, by forming the protrusions and recessions in the back channel region, a non-bonded area where bonds are cut can be increased, and the number of uncombined bonds is increased. Accordingly, defects in the back channel region increase, which in turn increase the threshold value of the back channel. Here, in the state an electric field induced by the externally applied positive ions due to the surface contamination of the protective film, etc., or by the positive charges of the protective film itself becomes not less than the threshold level, the OFF-state current value of the TFT increases. Therefore, an increase in the threshold value of the back channel as achieved from the foregoing structure of the present invention offers the effect of reducing an OFF-state current value.
- By suppressing an increase in OFF-state current value, such problem that the final product becomes less reliable can be prevented.
- In the formation of the protrusions and recessions on the surface of the semiconductor layer, by adopting the foregoing continuous etching, desirable protrusions and recessions can be formed with ease. Namely, these protrusions and recessions can be formed on the surface of the first semiconductor layer surface without requiring troublesome steps, i.e., increasing the manufacturing cost.
- The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modification as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.
Claims (10)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-041911 | 2000-02-18 | ||
JP2000041911 | 2000-02-18 | ||
JP2000395829A JP2001308339A (en) | 2000-02-18 | 2000-12-26 | Thin film transistor |
JP2000-395829 | 2000-12-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010015440A1 true US20010015440A1 (en) | 2001-08-23 |
US6437368B2 US6437368B2 (en) | 2002-08-20 |
Family
ID=26585702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/784,062 Expired - Fee Related US6437368B2 (en) | 2000-02-18 | 2001-02-16 | Thin film transistor |
Country Status (4)
Country | Link |
---|---|
US (1) | US6437368B2 (en) |
JP (1) | JP2001308339A (en) |
KR (1) | KR100403931B1 (en) |
TW (1) | TW478170B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105551967A (en) * | 2016-02-14 | 2016-05-04 | 武汉华星光电技术有限公司 | Manufacturing method of N-type thin film transistor |
CN107591359A (en) * | 2017-08-15 | 2018-01-16 | 深圳市华星光电技术有限公司 | The method of adhesiveness between array base palte and preparation method thereof, raising film layer |
US20180204898A1 (en) * | 2017-01-16 | 2018-07-19 | Boe Technology Group Co., Ltd. | Thin film transistor and manufacturing method thereof, array substrate and display device |
US11445153B2 (en) | 2015-12-11 | 2022-09-13 | Lutron Technology Company Llc | Load control system having a visible light sensor |
US11587322B2 (en) | 2016-12-09 | 2023-02-21 | Lutron Technology Company Llc | Load control system having a visible light sensor |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002083971A (en) * | 2000-09-08 | 2002-03-22 | Nec Kagoshima Ltd | Method for manufacturing thin film transistor |
KR100984359B1 (en) * | 2003-11-20 | 2010-09-30 | 삼성전자주식회사 | Thin film transistor array panel |
JP5595004B2 (en) * | 2008-10-21 | 2014-09-24 | 株式会社半導体エネルギー研究所 | Display device |
JP5595003B2 (en) * | 2008-10-23 | 2014-09-24 | 株式会社半導体エネルギー研究所 | Display device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2976483B2 (en) * | 1990-04-24 | 1999-11-10 | 日本電気株式会社 | Method for manufacturing thin film transistor for liquid crystal display element |
US5132745A (en) * | 1990-10-05 | 1992-07-21 | General Electric Company | Thin film transistor having an improved gate structure and gate coverage by the gate dielectric |
JP3184853B2 (en) * | 1993-06-24 | 2001-07-09 | 株式会社日立製作所 | Liquid crystal display |
US5561074A (en) | 1994-04-22 | 1996-10-01 | Nec Corporation | Method for fabricating reverse-staggered thin-film transistor |
JPH1022508A (en) | 1996-07-04 | 1998-01-23 | Sharp Corp | Manufacturing method of thin film transistor |
KR100224704B1 (en) * | 1996-07-23 | 1999-10-15 | 윤종용 | Thin film transistor liquid crystal display device and its manufacturing method |
JP3082679B2 (en) * | 1996-08-29 | 2000-08-28 | 日本電気株式会社 | Thin film transistor and method of manufacturing the same |
KR19980029401A (en) * | 1996-10-25 | 1998-07-25 | 김광호 | Transistor manufacturing method of semiconductor device |
US6011274A (en) * | 1997-10-20 | 2000-01-04 | Ois Optical Imaging Systems, Inc. | X-ray imager or LCD with bus lines overlapped by pixel electrodes and dual insulating layers therebetween |
KR100281978B1 (en) * | 1998-02-23 | 2001-03-02 | 황철주 | Method for manufacturing semiconductor |
KR19990080799A (en) * | 1998-04-22 | 1999-11-15 | 김영환 | Solid state imaging device |
US5917199A (en) * | 1998-05-15 | 1999-06-29 | Ois Optical Imaging Systems, Inc. | Solid state imager including TFTS with variably doped contact layer system for reducing TFT leakage current and increasing mobility and method of making same |
JP2000077631A (en) * | 1998-08-27 | 2000-03-14 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
-
2000
- 2000-12-26 JP JP2000395829A patent/JP2001308339A/en active Pending
-
2001
- 2001-02-13 TW TW090103073A patent/TW478170B/en not_active IP Right Cessation
- 2001-02-16 KR KR10-2001-0007803A patent/KR100403931B1/en not_active IP Right Cessation
- 2001-02-16 US US09/784,062 patent/US6437368B2/en not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11445153B2 (en) | 2015-12-11 | 2022-09-13 | Lutron Technology Company Llc | Load control system having a visible light sensor |
CN105551967A (en) * | 2016-02-14 | 2016-05-04 | 武汉华星光电技术有限公司 | Manufacturing method of N-type thin film transistor |
US11587322B2 (en) | 2016-12-09 | 2023-02-21 | Lutron Technology Company Llc | Load control system having a visible light sensor |
US11600071B2 (en) | 2016-12-09 | 2023-03-07 | Lutron Technology Company Llc | Configuration of a visible light sensor |
US11690152B2 (en) | 2016-12-09 | 2023-06-27 | Lutron Technology Company Llc | Controlling lighting loads to achieve a desired lighting pattern |
US11696382B2 (en) | 2016-12-09 | 2023-07-04 | Lutron Technology Company Llc | Measuring lighting levels using a visible light sensor |
US11832365B2 (en) | 2016-12-09 | 2023-11-28 | Lutron Technology Company Llc | Load control system having a visible light sensor |
US20180204898A1 (en) * | 2017-01-16 | 2018-07-19 | Boe Technology Group Co., Ltd. | Thin film transistor and manufacturing method thereof, array substrate and display device |
US10504983B2 (en) * | 2017-01-16 | 2019-12-10 | Boe Technology Group Co., Ltd. | Thin film transistor and manufacturing method thereof, array substrate and display device |
CN107591359A (en) * | 2017-08-15 | 2018-01-16 | 深圳市华星光电技术有限公司 | The method of adhesiveness between array base palte and preparation method thereof, raising film layer |
Also Published As
Publication number | Publication date |
---|---|
JP2001308339A (en) | 2001-11-02 |
US6437368B2 (en) | 2002-08-20 |
KR20010082714A (en) | 2001-08-30 |
KR100403931B1 (en) | 2003-10-30 |
TW478170B (en) | 2002-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6878966B2 (en) | Thin-film transistor display devices | |
US5539219A (en) | Thin film transistor with reduced channel length for liquid crystal displays | |
US7492420B2 (en) | Array substrate for LCD device having metal-diffusion film and manufacturing method thereof | |
US6218221B1 (en) | Thin film transistor with a multi-metal structure and a method of manufacturing the same | |
US8097881B2 (en) | Thin film transistor substrate and a fabricating method thereof | |
US8575615B2 (en) | Semiconductor device | |
US7566906B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US20050236624A1 (en) | Thin film transistor array substrate for liquid crystal display and method of fabricating the same | |
US6982776B2 (en) | In-plane-switching mode active matrix liquid crystal display device and method of manufacturing the same | |
US5943559A (en) | Method for manufacturing liquid crystal display apparatus with drain/source silicide electrodes made by sputtering process | |
US6459464B1 (en) | Liquid crystal display device with reduced weighting trace defects | |
US20010031510A1 (en) | Liquid crystal display and method of manufacturing the same | |
US5739877A (en) | Active matrix liquid crystal display in which the gate and/or drain lines are made of a Cr-Mo alloy | |
US6437368B2 (en) | Thin film transistor | |
US6448578B1 (en) | Thin-film transistor and liquid crystal display device | |
US7253035B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US20070231974A1 (en) | Thin film transistor having copper line and fabricating method thereof | |
US7163868B2 (en) | Method for forming a lightly doped drain in a thin film transistor | |
US20020197875A1 (en) | Method for controlling profile formation of low taper angle in metal thin film electorde | |
JPH08262492A (en) | Liquid crystal display device | |
US20030222310A1 (en) | [method of fabricating thin film transistor array substrate of reflective liquid crystal display] | |
JP2003303973A (en) | Thin film transistor array substrate and liquid crystal display employing the same | |
US20080252834A1 (en) | Thin film transistor, method for fabricating same and liquid crystal display using same | |
KR20010094968A (en) | Liquid crystal display device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSUBATA, TOSHIHIDE;HIRAKI, JUNICHI;REEL/FRAME:011559/0826 Effective date: 20010125 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140820 |