US20010005046A1 - Direct contact through hole type wafer structure - Google Patents

Direct contact through hole type wafer structure Download PDF

Info

Publication number
US20010005046A1
US20010005046A1 US09/753,735 US75373501A US2001005046A1 US 20010005046 A1 US20010005046 A1 US 20010005046A1 US 75373501 A US75373501 A US 75373501A US 2001005046 A1 US2001005046 A1 US 2001005046A1
Authority
US
United States
Prior art keywords
substrate
contact
coupled
layer
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/753,735
Other versions
US6323546B2 (en
Inventor
Min Hsuan
Charlie Han
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US09/753,735 priority Critical patent/US6323546B2/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSUAN, MIN-CHIH, HSN, CHARLIE
Publication of US20010005046A1 publication Critical patent/US20010005046A1/en
Application granted granted Critical
Publication of US6323546B2 publication Critical patent/US6323546B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/14181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73257—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0494—4th Group
    • H01L2924/04941—TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to a wafer structure. More particularly, the present invention relates to a direct contact through hole type wafer structure.
  • a trend for electrical products is to be light, short, small and thin. Not only the chips manufacturing technology but also the packaging technology is developed rapidly to meet the trend. Since a width of a chip is reduced quickly, an integration of the chip is increased and a volume of a chip is decreased. As a result, it is an important task to develop a new packaging technology, which is able to form a small volume package.
  • Memory modules are the common semiconductor products.
  • the memory modules are generally formed by the following steps. Chips are first packaged, and then the packages are attached to a printed circuit board.
  • the steps of forming the memory modules are complicated and manufacturing costs are high. Additionally, the arrangement of the packages on the printed circuit board is two-dimensional. An area occupied by the packages is large, so that the packaging density is low. To further reduce reduction of a size of the memory module is limited.
  • a stacked-type package structure is designed to overcome the above problems.
  • the package structure is three-dimensional, thus an area occupied by packages is reduced and the packaging density is increased.
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional stacked-type package structure.
  • chips 10 a , 10 b and 10 c are coupled with leadframes 14 a , 14 b and 14 c by bonding wires 12 , respectively.
  • the chips 10 a , 10 b , 10 c and the leadframes 14 a , 14 b , 14 c are sealed by epoxy 16 to form packages 18 a , 18 b and 18 c .
  • the packages 18 a , 18 b , 18 c are stacked and coupled with each other by outer leads of the leadframes 14 a , 14 b , 14 c .
  • Outer leads of the leadframe 14 c couple with contacts 22 on a printed circuit board 20 by tape automatic bonding.
  • the stacked-type package structure reduces the area occupied by the packages, a height of the stacked-type package structure is high. Furthermore, a signal-transmitting path from the stacked-type package structure to the printed circuit board is long, so that electrical impedance is increased. As a result, signals transmitted decay and are delayed.
  • the present invention provides a direct contact through hole type wafer structure that has contacts on both sides.
  • the invention provides a direct contact through hole type wafer structure that is used to form a wafer-level package, so that a volume and a height of the package are reduced.
  • the invention provides a direct contact through hole type wafer structure used to form a package, so that a signal transmitting path and electrical impedance of the package are reduced.
  • the invention provides a three-dimensional stacked-type package structure. Both sides of a wafer have devices and contacts. The contacts are coupled with the devices. Bumps are formed on the contacts, respectively.
  • a package structure provided according to the invention is a wafer-level package, a volume and a height of the package are reduced. Additionally, the signal-transmitting path is reduced. The electrical impedance is also reduced, so that the problem of signals delayed and decayed is avoided.
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional tape automatic bonding package structure
  • FIGS. 2A through 2H are schematic, cross-sectional diagrams of fabricating a three-dimensional stacked-type package structure according to the invention.
  • FIG. 2I is a schematic, cross-sectional diagram of another three-dimensional stacked-type package structure according to the invention.
  • FIG. 3 is a schematic, cross-sectional diagram showing packages formed according to the invention.
  • FIG. 4 is a schematic, cross-sectional diagram showing an adhesion part of bumps.
  • FIGS. 2A through 2H are schematic, cross-sectional diagrams of fabricating a three-dimensional stacked-type package structure according to the invention.
  • a silicon-on-insulator (SOI) substrate 30 is preferred in the invention.
  • the silicon-on-insulator substrate 30 is made from an insulation layer 34 and silicon substrates 32 and 36 .
  • the insulation layer 34 is located between the silicon substrates 32 and 36 .
  • an ion implantation process and a thermal process are performed in sequence to form a silicon dioxide layer in a silicon substrate.
  • the depth of the silicon dioxide layer is about 2 to 3 ⁇ m.
  • a silicon dioxide layer is formed on a silicon substrate. Another silicon substrate is adhered to the silicon dioxide layer.
  • a silicon dioxide layer is formed on a silicon substrate.
  • a silicon layer is formed on the silicon dioxide layer by epitaxy.
  • MOS metal-oxide-semiconductor
  • insulation structure 40 such as shallow trench isolation
  • devices for example, resistors, capacitors, inductors, diodes and bipolar junction transistors (BJT) are formed in the silicon substrate 32 .
  • a plurality of contact plugs 42 is also formed in the silicon substrate 32 .
  • the material used to form the contact plugs 42 is selected from a group consisting of tungsten, copper, and aluminum.
  • steps of forming multilevel interconnects are performed.
  • the technique of forming multilevel interconnects is not directly related to the invention and is well known to those skilled in the art, so that detailed description is omitted herein.
  • insulation layers 48 a , 48 b , 48 c , 48 d and patterned conductive layers 44 a , 44 b , 44 c are formed over the silicon substrate 32 .
  • plugs 46 are formed in the insulation layers 48 a , 48 b and 48 c .
  • the conductive layer 44 c is used as a bonding pad. It is also suitable to form a plurality of bonding pads on the conductive layer 44 c .
  • the insulation layer 48 d is formed on the conductive layer 44 c as a passivation layer and exposes a portion of the conductive layer 44 c .
  • the conductive layers 44 a , 44 b and 44 c include aluminum, doped polysilicon, tungsten or copper, and the step of forming the conductive layer 44 a , 44 b and 44 c includes sputtering or chemical vapor deposition.
  • the material used to form the insulation layers 48 a , 48 b , 48 c and 48 d is selected from a group consisting of silicon dioxide, silicon nitride, spin-on-glass (SOG) and borophosphosilicate glass (BPSG).
  • the plugs 46 include tungsten, aluminum or copper.
  • a patterned photoresist layer 50 is formed on the silicon substrate 36 .
  • a portion of the silicon substrate 36 is removed by using the insulation layer 34 as a stop layer to form an opening 52 and the opening 52 is aligned with the contact plugs 42 .
  • the step of removing the silicon substrate 36 includes wet etching or electrochemical etching.
  • a portion of the insulation layer 34 and a portion of the silicon substrate 32 are removed by using the photoresist layer 50 as a mask to form an opening 52 a .
  • the step of removing the silicon substrate 32 and the insulation layer 34 is preferably dry etching.
  • the contact plugs 42 are exposed by the opening 52 a .
  • the photoresist layer 50 is removed.
  • FIGS. 2D and 2E are like a micro machining process.
  • the purpose of the above two steps is to expose the contact plugs 42 in the opening 52 a .
  • the contact plugs 42 can serve as contacts on the silicon-on-insulator substrate 30 .
  • an insulation layer 54 is formed in the opening 52 a and along the exposed silicon substrate 32 and 36 . Additionally, the contact plugs 42 are exposed.
  • the step of forming the insulation layer 54 includes thermal oxidation or deposition. The purpose of the insulation layer 54 is to isolate the contact plugs 42 from the silicon substrate 32 .
  • a barrier layer 56 and a metal layer 58 are formed in sequence on the insulation layer 54 .
  • the purpose of the barrier layer 56 is to prevent ions in subsequently formed thin films from penetrating into the silicon-on-insulator 30 and affecting the devices in the silicon-on-insulator 30 .
  • the material used to form the barrier layer 56 is selected from a group consisting of titanium, titanium nitride, titanium/tungsten alloy, chromium and a combination thereof.
  • the purpose of the metal layer 58 is to improve the adhesion between the barrier layer 56 and a subsequently formed bump.
  • the material used to form the metal layer 58 is selected from a group consisting of nickel, tungsten, gold, palladium and a combination thereof.
  • bumps 60 are formed on the metal layer 58 and the conductive layer 44 c . Furthermore, a barrier layer (not shown) and a metal layer (not shown) can also be formed on the conductive layer 44 c before forming the bumps 60 to improve the reliability.
  • the material used to form the bumps 60 is selected from a group consisting of gold, tin and lead/tin alloy, whose ratio is about 95 to 5.
  • the bumps 60 are coupled with the devices in the silicon-on-insulator 30 by the contact plugs 42 , the conductive layer 44 a , 44 b , 44 c and the plugs 46 .
  • the contact plugs 42 are exposed in the opening 52 a , so that a direct contact through hole (DCTH) type wafer is fabricated and both sides of the silicon-on-insulator 30 have contacts.
  • the contact plugs 42 are arranged as an array, thus a plurality of the contact plugs 42 are coupled with a bump 60 .
  • a bump 60 formed to cover a plurality of the opening 52 a is also acceptable.
  • FIG. 21 is a schematic, cross-sectional diagram of another three-dimensional stacked-type package structure according to the invention.
  • a conductive material 62 fills the opening 52 a to reduce stresses. Then, the bump 60 is formed on the conductive material 62 .
  • the conductive material 62 includes conductive silicone or conductive epoxy.
  • FIG. 3 is a schematic, cross-sectional diagram showing packages formed according to the invention.
  • chips 74 formed according to the invention have bumps 60 on both sides of the chips 74 .
  • Each chip 74 couples with other chips 74 or contacts 72 on a printed circuit board 70 by the bumps 60 .
  • a stack 78 a formed by three chips 74 is shown on the right-hand side and a stack 78 b formed by two chips 74 is shown on the left-hand side.
  • the stacks 78 a and 78 b are coupled by a bonding wire 76 .
  • the step of coupling the stacks 78 a and 78 b includes wire bonding or tape automatic bonding.
  • FIG. 4 is a schematic, cross-sectional diagram showing an adhesion part of bumps.
  • the bump 60 on the chip 74 is made from a substantially high melting point material.
  • a substantially low melting point material 80 such as lead/tin alloy, whose ratio is about 63 to 37, is used as a solder when the chip 74 adheres to another chip 74 .
  • Anisotropic conductive film (ACF) or anisotropic conductive paste (ACP) is also suitable for the solder.
  • ACF anisotropic conductive film
  • ACP anisotropic conductive paste
  • an underfill 82 is filled between chips 74 , and the chip 74 and the printed circuit board 70 (FIG. 3). Since the chip 74 is directly attached to the printed circuit board 70 (FIG. 3), no carrier is used.
  • the package according to the invention is a wafer-level package, so that a volume and a height of the package are reduced.
  • one bump is formed over an opening.
  • a bump formed over a plurality of openings is acceptable. The process is similar to the one mentioned above, so that the detailed description is omitted herein.
  • a wafer fabricated according to the invention is a direct contact through hole type wafer, so that both sides of the wafer have contacts. As a result, chips according to the invention are easily stacked. Especially, the chips are stacked three-dimensionally.
  • a package according to the invention is a wafer-level package and stacked three-dimensionally, so that the volume and the height of the package are decreased.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

A direct contact through hole type wafer structure. Both sides of a wafer have devices and contacts. The contacts are coupled with the devices. Bumps are formed on the contacts, respectively.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a wafer structure. More particularly, the present invention relates to a direct contact through hole type wafer structure. [0002]
  • 2. Description of the Related Art [0003]
  • A trend for electrical products is to be light, short, small and thin. Not only the chips manufacturing technology but also the packaging technology is developed rapidly to meet the trend. Since a width of a chip is reduced quickly, an integration of the chip is increased and a volume of a chip is decreased. As a result, it is an important task to develop a new packaging technology, which is able to form a small volume package. [0004]
  • Memory modules, for example, are the common semiconductor products. The memory modules are generally formed by the following steps. Chips are first packaged, and then the packages are attached to a printed circuit board. The steps of forming the memory modules are complicated and manufacturing costs are high. Additionally, the arrangement of the packages on the printed circuit board is two-dimensional. An area occupied by the packages is large, so that the packaging density is low. To further reduce reduction of a size of the memory module is limited. [0005]
  • A stacked-type package structure is designed to overcome the above problems. The package structure is three-dimensional, thus an area occupied by packages is reduced and the packaging density is increased. [0006]
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional stacked-type package structure. [0007]
  • Referring to FIG. 1, [0008] chips 10 a, 10 b and 10 c are coupled with leadframes 14 a, 14 b and 14 c by bonding wires 12, respectively. The chips 10 a, 10 b, 10 c and the leadframes 14 a, 14 b, 14 c are sealed by epoxy 16 to form packages 18 a, 18 b and 18 c. The packages 18 a, 18 b, 18 c are stacked and coupled with each other by outer leads of the leadframes 14 a, 14 b, 14 c. Outer leads of the leadframe 14 c couple with contacts 22 on a printed circuit board 20 by tape automatic bonding.
  • Although the stacked-type package structure reduces the area occupied by the packages, a height of the stacked-type package structure is high. Furthermore, a signal-transmitting path from the stacked-type package structure to the printed circuit board is long, so that electrical impedance is increased. As a result, signals transmitted decay and are delayed. [0009]
    • SUMMARY OF THE INVENTION
  • Accordingly, the present invention provides a direct contact through hole type wafer structure that has contacts on both sides. [0010]
  • The invention provides a direct contact through hole type wafer structure that is used to form a wafer-level package, so that a volume and a height of the package are reduced. [0011]
  • The invention provides a direct contact through hole type wafer structure used to form a package, so that a signal transmitting path and electrical impedance of the package are reduced. [0012]
  • To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a three-dimensional stacked-type package structure. Both sides of a wafer have devices and contacts. The contacts are coupled with the devices. Bumps are formed on the contacts, respectively. [0013]
  • Because a package structure provided according to the invention is a wafer-level package, a volume and a height of the package are reduced. Additionally, the signal-transmitting path is reduced. The electrical impedance is also reduced, so that the problem of signals delayed and decayed is avoided. [0014]
  • It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed. [0015]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings, [0016]
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional tape automatic bonding package structure; [0017]
  • FIGS. 2A through 2H are schematic, cross-sectional diagrams of fabricating a three-dimensional stacked-type package structure according to the invention; [0018]
  • FIG. 2I is a schematic, cross-sectional diagram of another three-dimensional stacked-type package structure according to the invention; [0019]
  • FIG. 3 is a schematic, cross-sectional diagram showing packages formed according to the invention; and [0020]
  • FIG. 4 is a schematic, cross-sectional diagram showing an adhesion part of bumps. [0021]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts. [0022]
  • FIGS. 2A through 2H are schematic, cross-sectional diagrams of fabricating a three-dimensional stacked-type package structure according to the invention. [0023]
  • As shown in FIG. 2A, a silicon-on-insulator (SOI) [0024] substrate 30 is preferred in the invention. The silicon-on-insulator substrate 30 is made from an insulation layer 34 and silicon substrates 32 and 36. The insulation layer 34 is located between the silicon substrates 32 and 36.
  • There are three methods generally used to form the silicon-on-[0025] insulator substrate 30.
  • In the first method, an ion implantation process and a thermal process are performed in sequence to form a silicon dioxide layer in a silicon substrate. The depth of the silicon dioxide layer is about 2 to 3 μm. [0026]
  • In the second method, a silicon dioxide layer is formed on a silicon substrate. Another silicon substrate is adhered to the silicon dioxide layer. [0027]
  • In the third method, a silicon dioxide layer is formed on a silicon substrate. A silicon layer is formed on the silicon dioxide layer by epitaxy. [0028]
  • Referring to FIG. 2B, metal-oxide-semiconductor (MOS) [0029] transistors 38 and an insulation structure 40 such as shallow trench isolation, are formed in the silicon substrate 32. Additionally, devices (not shown), for example, resistors, capacitors, inductors, diodes and bipolar junction transistors (BJT) are formed in the silicon substrate 32. A plurality of contact plugs 42 is also formed in the silicon substrate 32. The material used to form the contact plugs 42 is selected from a group consisting of tungsten, copper, and aluminum.
  • Referring to FIG. 2C, steps of forming multilevel interconnects are performed. The technique of forming multilevel interconnects is not directly related to the invention and is well known to those skilled in the art, so that detailed description is omitted herein. As a result, insulation layers [0030] 48 a, 48 b, 48 c, 48 d and patterned conductive layers 44 a, 44 b, 44 c are formed over the silicon substrate 32. Furthermore, plugs 46 are formed in the insulation layers 48 a, 48 b and 48 c. The conductive layer 44 c is used as a bonding pad. It is also suitable to form a plurality of bonding pads on the conductive layer 44 c. The insulation layer 48 d is formed on the conductive layer 44 c as a passivation layer and exposes a portion of the conductive layer 44 c. The conductive layers 44 a, 44 b and 44 c include aluminum, doped polysilicon, tungsten or copper, and the step of forming the conductive layer 44 a, 44 b and 44 c includes sputtering or chemical vapor deposition. The material used to form the insulation layers 48 a, 48 b, 48 c and 48 d is selected from a group consisting of silicon dioxide, silicon nitride, spin-on-glass (SOG) and borophosphosilicate glass (BPSG). The plugs 46 include tungsten, aluminum or copper.
  • Referring to FIG. 2D, a patterned [0031] photoresist layer 50 is formed on the silicon substrate 36. A portion of the silicon substrate 36 is removed by using the insulation layer 34 as a stop layer to form an opening 52 and the opening 52 is aligned with the contact plugs 42. The step of removing the silicon substrate 36 includes wet etching or electrochemical etching.
  • Referring to FIG. 2E, a portion of the [0032] insulation layer 34 and a portion of the silicon substrate 32 are removed by using the photoresist layer 50 as a mask to form an opening 52 a. The step of removing the silicon substrate 32 and the insulation layer 34 is preferably dry etching. The contact plugs 42 are exposed by the opening 52 a. Then, the photoresist layer 50 is removed.
  • The steps illustrated in FIGS. 2D and 2E are like a micro machining process. The purpose of the above two steps is to expose the contact plugs [0033] 42 in the opening 52 a. As a result, the contact plugs 42 can serve as contacts on the silicon-on-insulator substrate 30.
  • Referring to FIG. 2F, an [0034] insulation layer 54 is formed in the opening 52 aand along the exposed silicon substrate 32 and 36. Additionally, the contact plugs 42 are exposed. The step of forming the insulation layer 54 includes thermal oxidation or deposition. The purpose of the insulation layer 54 is to isolate the contact plugs 42 from the silicon substrate 32.
  • Referring to FIG. 2G, a [0035] barrier layer 56 and a metal layer 58 are formed in sequence on the insulation layer 54. The purpose of the barrier layer 56 is to prevent ions in subsequently formed thin films from penetrating into the silicon-on-insulator 30 and affecting the devices in the silicon-on-insulator 30. The material used to form the barrier layer 56 is selected from a group consisting of titanium, titanium nitride, titanium/tungsten alloy, chromium and a combination thereof. The purpose of the metal layer 58 is to improve the adhesion between the barrier layer 56 and a subsequently formed bump. The material used to form the metal layer 58 is selected from a group consisting of nickel, tungsten, gold, palladium and a combination thereof.
  • Referring to FIG. 2H, bumps [0036] 60 are formed on the metal layer 58 and the conductive layer 44 c. Furthermore, a barrier layer (not shown) and a metal layer (not shown) can also be formed on the conductive layer 44 c before forming the bumps 60 to improve the reliability. The material used to form the bumps 60 is selected from a group consisting of gold, tin and lead/tin alloy, whose ratio is about 95 to 5. The bumps 60 are coupled with the devices in the silicon-on-insulator 30 by the contact plugs 42, the conductive layer 44 a, 44 b, 44 c and the plugs 46.
  • In the invention, the contact plugs [0037] 42 are exposed in the opening 52 a, so that a direct contact through hole (DCTH) type wafer is fabricated and both sides of the silicon-on-insulator 30 have contacts. The contact plugs 42 are arranged as an array, thus a plurality of the contact plugs 42 are coupled with a bump 60. Furthermore, a bump 60 formed to cover a plurality of the opening 52 a is also acceptable.
  • FIG. 21 is a schematic, cross-sectional diagram of another three-dimensional stacked-type package structure according to the invention. [0038]
  • Referring to FIG. 2I, a [0039] conductive material 62 fills the opening 52 a to reduce stresses. Then, the bump 60 is formed on the conductive material 62. The conductive material 62 includes conductive silicone or conductive epoxy.
  • FIG. 3 is a schematic, cross-sectional diagram showing packages formed according to the invention. [0040]
  • Referring to FIG. 3, chips [0041] 74 formed according to the invention have bumps 60 on both sides of the chips 74. Each chip 74 couples with other chips 74 or contacts 72 on a printed circuit board 70 by the bumps 60. In FIG. 3, a stack 78 a formed by three chips 74 is shown on the right-hand side and a stack 78 b formed by two chips 74 is shown on the left-hand side. The stacks 78 a and 78 b are coupled by a bonding wire 76. The step of coupling the stacks 78 a and 78 b includes wire bonding or tape automatic bonding.
  • FIG. 4 is a schematic, cross-sectional diagram showing an adhesion part of bumps. [0042]
  • Referring to FIG. 4, the [0043] bump 60 on the chip 74 is made from a substantially high melting point material. A substantially low melting point material 80 such as lead/tin alloy, whose ratio is about 63 to 37, is used as a solder when the chip 74 adheres to another chip 74. Anisotropic conductive film (ACF) or anisotropic conductive paste (ACP) is also suitable for the solder. In order to avoid a stress generated by heat during the operation, which usually breaks the adhesion between the bumps 60, an underfill 82 is filled between chips 74, and the chip 74 and the printed circuit board 70 (FIG. 3). Since the chip 74 is directly attached to the printed circuit board 70 (FIG. 3), no carrier is used. The package according to the invention is a wafer-level package, so that a volume and a height of the package are reduced.
  • In the embodiment, one bump is formed over an opening. However, a bump formed over a plurality of openings is acceptable. The process is similar to the one mentioned above, so that the detailed description is omitted herein. [0044]
  • According to the foregoing, the advantages of the invention include the following: [0045]
  • 1. A wafer fabricated according to the invention is a direct contact through hole type wafer, so that both sides of the wafer have contacts. As a result, chips according to the invention are easily stacked. Especially, the chips are stacked three-dimensionally. [0046]
  • 2. A package according to the invention is a wafer-level package and stacked three-dimensionally, so that the volume and the height of the package are decreased. [0047]
  • 3. Because chips are coupled with other chips or the printed circuit board by the bumps, the signal transmitting path is reduced. As a result, electrical impedance is reduced. The problem of the signals delaying and decaying is avoided. [0048]
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents. [0049]

Claims (23)

What is claimed is:
1. A direct contact through hole type wafer structure, comprising:
a silicon-on-insulator substrate having a first silicon substrate, a second silicon substrate and a first insulation layer with the first insulation layer positioned between the first and second silicon substrates, wherein at least one opening is formed in the second silicon substrate and penetrates into the first silicon substrate through the first insulation layer;
at least one device positioned on the first silicon substrate;
a plurality of contact plugs positioned in the first silicon substrate and exposed by the opening;
a plurality of dielectric layers and a plurality of patterned conductive layers which couples with the device and the contact plugs and a plurality of plugs in the dielectric layers, and the dielectric layers and the patterned conductive layers being alternately stacked on the first silicon substrate, wherein at least one bonding pad is formed on an uppermost conductive layer and exposed by an uppermost dielectric layer formed on the uppermost conductive layer;
a second insulation layer positioned in the opening, wherein the second insulation layer is along a surface of the opening and exposes the contact plugs;
a barrier layer positioned on the second insulation layer and coupled with the contact plugs; and
a metal layer positioned on the barrier layer.
2. The structure of
claim 1
, wherein bumps are positioned on the metal layer and the bonding pad, respectively.
3. The structure of
claim 2
, wherein a conductive material is positioned between the bumps and the metal layer.
4. The structure of
claim 3
, wherein the conductive material includes conductive epoxy.
5. The structure of
claim 3
, wherein the conductive material includes conductive silicone.
6. The structure of
claim 1
, wherein the second insulation layer includes silicon dioxide.
7. The structure of
claim 1
, wherein a material used to form the barrier layer is selected from a group consisting of titanium, titanium nitride, titanium/tungsten alloy, chromium and a combination thereof.
8. The structure of
claim 1
, wherein a material used to form the metal layer is selected from a group consisting of nickel, tungsten, gold, palladium and a combination thereof.
9. The structure of
claim 1
, wherein the bump includes gold.
10. The structure of
claim 1
, wherein the bump includes lead/tin alloy
11. The structure of
claim 1
, wherein the bump includes tin.
12. The structure of
claim 1
, wherein an arrangement of the contact plugs in the opening is an array.
13. A direct contact through hole type wafer structure, comprising:
a substrate having a first surface and a second surface;
at least one device positioned on the first surface;
a first contact positioned over the first surface and coupled with the device; and
a second contact positioned over the second surface and coupled with the device.
14. The structure of
claim 13
, wherein a plurality of bumps is positioned on the first contact and the second contact, respectively.
15. The structure of
claim 13
, wherein the first contact is coupled with the device through at least one conducting wire, which is positioned in the substrate and exposed on the second surface.
16. The structure of
claim 15
, wherein the second contact is coupled with the conducting wire through at least a contact plug, which is positioned in the substrate and exposed on the second surface.
17. The structure of
claim 13
, wherein the second contact is coupled with the device through at least one contact plug, which is positioned in the substrate and exposed on the second surface.
18. The structure of
claim 13
, wherein the substrate includes a silicon-on-insulator substrate.
19. A three-dimensional stacked-type package, comprising:
a substrate; and
a plurality of chips having contacts on both sides attached on the substrate, wherein chips are stacked with each other by the contacts and coupled to the substrate.
20. The structure of
claim 19
, wherein other groups of the chips are coupled on the substrate.
21. The structure of
claim 20
, wherein each group of the chips is coupled with each other by wire bonding.
22. The structure of
claim 20
, wherein each group of the chips is coupled with each other by tape automatic bonding.
23. The structure of
claim 19
, wherein the chips are direct contact through hole type chips.
US09/753,735 1999-01-14 2001-01-02 Direct contact through hole type wafer structure Expired - Lifetime US6323546B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/753,735 US6323546B2 (en) 1999-01-14 2001-01-02 Direct contact through hole type wafer structure

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
TW88100499A TW442873B (en) 1999-01-14 1999-01-14 Three-dimension stack-type chip structure and its manufacturing method
TW88100499 1999-01-14
TW88100499A 1999-01-14
US09/260,218 US6252300B1 (en) 1999-01-14 1999-03-01 Direct contact through hole type wafer structure
US09/753,735 US6323546B2 (en) 1999-01-14 2001-01-02 Direct contact through hole type wafer structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/260,218 Continuation US6252300B1 (en) 1999-01-14 1999-03-01 Direct contact through hole type wafer structure

Publications (2)

Publication Number Publication Date
US20010005046A1 true US20010005046A1 (en) 2001-06-28
US6323546B2 US6323546B2 (en) 2001-11-27

Family

ID=21639395

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/260,218 Expired - Lifetime US6252300B1 (en) 1999-01-14 1999-03-01 Direct contact through hole type wafer structure
US09/753,735 Expired - Lifetime US6323546B2 (en) 1999-01-14 2001-01-02 Direct contact through hole type wafer structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/260,218 Expired - Lifetime US6252300B1 (en) 1999-01-14 1999-03-01 Direct contact through hole type wafer structure

Country Status (2)

Country Link
US (2) US6252300B1 (en)
TW (1) TW442873B (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003065440A1 (en) * 2002-02-01 2003-08-07 Strand Interconnect Ab Method to arrange silicon structures on top of each other and arrangement herefor
US20030173678A1 (en) * 2002-03-18 2003-09-18 Fujitsu Limited Semiconductor device and method for fabricating the same
US6838310B1 (en) * 1999-05-03 2005-01-04 United Microelectronics Corporation Integrated circuit with improved interconnect structure and process for making same
US20050146041A1 (en) * 2002-08-30 2005-07-07 Fujitsu Limited Semiconductor device and method for manufacturing the same
US20050173801A1 (en) * 2004-02-05 2005-08-11 Matsushita Elec. Ind. Co. Ltd. Semiconductor device
US20060131691A1 (en) * 2003-06-20 2006-06-22 Koninklijke Philips Electronics N.V. Electronic device, assembly and methods of manufacturing an electronic device
US20080136023A1 (en) * 2006-12-06 2008-06-12 Sony Corporation Method for manufacturing semiconductor device and semiconductor device
US7528068B2 (en) * 2004-03-31 2009-05-05 Nec Electronics Corporation Method for manufacturing semiconductor device
US20120223425A1 (en) * 2011-03-02 2012-09-06 Siliconware Precision Industries Co., Ltd. Semiconductor device and fabrication method thereof
US20160118318A1 (en) * 2012-04-11 2016-04-28 Mediatek Inc. Semiconductor package with through silicon via interconnect
US9553039B2 (en) 2011-11-23 2017-01-24 Ams Ag Semiconductor device with through-substrate via covered by a solder ball and related method of production
US20170084527A1 (en) * 2015-09-17 2017-03-23 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
CN109727952A (en) * 2017-10-30 2019-05-07 台湾积体电路制造股份有限公司 Interconnection pattern structure, semiconductor structure and its manufacturing method
US11342189B2 (en) 2015-09-17 2022-05-24 Semiconductor Components Industries, Llc Semiconductor packages with die including cavities and related methods

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3228257B2 (en) * 1999-01-22 2001-11-12 日本電気株式会社 Memory package
US6352923B1 (en) * 1999-03-01 2002-03-05 United Microelectronics Corp. Method of fabricating direct contact through hole type
JP3973340B2 (en) * 1999-10-05 2007-09-12 Ｎｅｃエレクトロニクス株式会社 Semiconductor device, wiring board, and manufacturing method thereof
US6191023B1 (en) * 1999-11-18 2001-02-20 Taiwan Semiconductor Manufacturing Company Method of improving copper pad adhesion
US6459147B1 (en) 2000-03-27 2002-10-01 Amkor Technology, Inc. Attaching semiconductor dies to substrates with conductive straps
US6521982B1 (en) * 2000-06-02 2003-02-18 Amkor Technology, Inc. Packaging high power integrated circuit devices
JP2001223323A (en) * 2000-02-10 2001-08-17 Mitsubishi Electric Corp Semiconductor device
JP2002094082A (en) * 2000-07-11 2002-03-29 Seiko Epson Corp Optical element and its manufacturing method and electronic equipment
US6468889B1 (en) 2000-08-08 2002-10-22 Advanced Micro Devices, Inc. Backside contact for integrated circuit and method of forming same
AU2001292884A1 (en) * 2000-09-20 2002-04-02 Molecular Reflections Microfabricated ultrasound array for use as resonant sensors
US6355501B1 (en) * 2000-09-21 2002-03-12 International Business Machines Corporation Three-dimensional chip stacking assembly
US7271489B2 (en) 2003-10-15 2007-09-18 Megica Corporation Post passivation interconnection schemes on top of the IC chips
US6566164B1 (en) 2000-12-07 2003-05-20 Amkor Technology, Inc. Exposed copper strap in a semiconductor package
US6762487B2 (en) * 2001-04-19 2004-07-13 Simpletech, Inc. Stack arrangements of chips and interconnecting members
US6734568B2 (en) * 2001-08-29 2004-05-11 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US7109571B1 (en) * 2001-12-03 2006-09-19 National Semiconductor Corporation Method of forming a hermetic seal for silicon die with metal feed through structure
US6677235B1 (en) * 2001-12-03 2004-01-13 National Semiconductor Corporation Silicon die with metal feed through structure
FR2829626A1 (en) * 2001-12-26 2003-03-14 Commissariat Energie Atomique Structure incorporates relief carrying electrical connection formed as shaped layer of first conductive material coated with second conductive material of low resistivity
SG107595A1 (en) 2002-06-18 2004-12-29 Micron Technology Inc Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assembles and packages including such semiconductor devices or packages and associated methods
SG111069A1 (en) * 2002-06-18 2005-05-30 Micron Technology Inc Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods
US7056810B2 (en) * 2002-12-18 2006-06-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US6838332B1 (en) * 2003-08-15 2005-01-04 Freescale Semiconductor, Inc. Method for forming a semiconductor device having electrical contact from opposite sides
US7345350B2 (en) 2003-09-23 2008-03-18 Micron Technology, Inc. Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
SG120123A1 (en) 2003-09-30 2006-03-28 Micron Technology Inc Castellated chip-scale packages and methods for fabricating the same
US8084866B2 (en) 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US7005388B1 (en) 2003-12-04 2006-02-28 National Semiconductor Corporation Method of forming through-the-wafer metal interconnect structures
US7316063B2 (en) * 2004-01-12 2008-01-08 Micron Technology, Inc. Methods of fabricating substrates including at least one conductive via
JP4850392B2 (en) * 2004-02-17 2012-01-11 三洋電機株式会社 Manufacturing method of semiconductor device
JP4800585B2 (en) * 2004-03-30 2011-10-26 ルネサスエレクトロニクス株式会社 Manufacturing method of through electrode, manufacturing method of silicon spacer
JP4439976B2 (en) * 2004-03-31 2010-03-24 Ｎｅｃエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US20050247894A1 (en) 2004-05-05 2005-11-10 Watkins Charles M Systems and methods for forming apertures in microfeature workpieces
US7232754B2 (en) 2004-06-29 2007-06-19 Micron Technology, Inc. Microelectronic devices and methods for forming interconnects in microelectronic devices
US8154092B2 (en) 2004-08-09 2012-04-10 Case Western Reserve University Silicon carbide MEMS structures and methods of forming the same
US7425499B2 (en) * 2004-08-24 2008-09-16 Micron Technology, Inc. Methods for forming interconnects in vias and microelectronic workpieces including such interconnects
US7083425B2 (en) * 2004-08-27 2006-08-01 Micron Technology, Inc. Slanted vias for electrical circuits on circuit boards and other substrates
US7300857B2 (en) 2004-09-02 2007-11-27 Micron Technology, Inc. Through-wafer interconnects for photoimager and memory wafers
JP4443379B2 (en) * 2004-10-26 2010-03-31 三洋電機株式会社 Manufacturing method of semiconductor device
JP4873517B2 (en) * 2004-10-28 2012-02-08 オンセミコンダクター・トレーディング・リミテッド Semiconductor device and manufacturing method thereof
US7271482B2 (en) 2004-12-30 2007-09-18 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7485967B2 (en) * 2005-03-10 2009-02-03 Sanyo Electric Co., Ltd. Semiconductor device with via hole for electric connection
US7795134B2 (en) 2005-06-28 2010-09-14 Micron Technology, Inc. Conductive interconnect structures and formation methods using supercritical fluids
JP4847072B2 (en) * 2005-08-26 2011-12-28 本田技研工業株式会社 Semiconductor integrated circuit device and manufacturing method thereof
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7262134B2 (en) 2005-09-01 2007-08-28 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US20070070311A1 (en) * 2005-09-23 2007-03-29 Asml Netherlands B.V. Contacts to microdevices
US7749899B2 (en) 2006-06-01 2010-07-06 Micron Technology, Inc. Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7629249B2 (en) 2006-08-28 2009-12-08 Micron Technology, Inc. Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7902643B2 (en) 2006-08-31 2011-03-08 Micron Technology, Inc. Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US8058937B2 (en) 2007-01-30 2011-11-15 Cypress Semiconductor Corporation Setting a discharge rate and a charge rate of a relaxation oscillator circuit
US7820543B2 (en) 2007-05-29 2010-10-26 Taiwan Semiconductor Manufacturing Company, Ltd. Enhanced copper posts for wafer level chip scale packaging
DE102007034306B3 (en) * 2007-07-24 2009-04-02 Austriamicrosystems Ag Semiconductor substrate with via and method for producing a semiconductor substrate with via
SG150410A1 (en) 2007-08-31 2009-03-30 Micron Technology Inc Partitioned through-layer via and associated systems and methods
US8492263B2 (en) * 2007-11-16 2013-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Protected solder ball joints in wafer level chip-scale packaging
US7884015B2 (en) 2007-12-06 2011-02-08 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
KR101013556B1 (en) * 2008-02-01 2011-02-14 주식회사 하이닉스반도체 Method for fabricating stack package
DE102008033395B3 (en) 2008-07-16 2010-02-04 Austriamicrosystems Ag Method for producing a semiconductor component and semiconductor component
DE102008058001A1 (en) * 2008-11-19 2010-05-27 Austriamicrosystems Ag Method for producing a semiconductor component and semiconductor component
DE102009004725A1 (en) 2009-01-15 2010-07-29 Austriamicrosystems Ag Through-hole semiconductor circuit and method of manufacturing vertically integrated circuits
US8110440B2 (en) 2009-05-18 2012-02-07 Stats Chippac, Ltd. Semiconductor device and method of forming overlapping semiconductor die with coplanar vertical interconnect structure
EP2306506B1 (en) 2009-10-01 2013-07-31 ams AG Method of producing a semiconductor device having a through-wafer interconnect
US8299616B2 (en) * 2010-01-29 2012-10-30 Taiwan Semiconductor Manufacturing Company, Ltd. T-shaped post for semiconductor devices
US8318596B2 (en) * 2010-02-11 2012-11-27 Taiwan Semiconductor Manufacturing Company, Ltd. Pillar structure having a non-planar surface for semiconductor devices
US8803319B2 (en) 2010-02-11 2014-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Pillar structure having a non-planar surface for semiconductor devices
US8241963B2 (en) 2010-07-13 2012-08-14 Taiwan Semiconductor Manufacturing Company, Ltd. Recessed pillar structure
US10245776B2 (en) 2011-09-30 2019-04-02 Apple Inc. Methods for forming electronic devices with bent display edges
US9230932B2 (en) 2012-02-09 2016-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect crack arrestor structure and methods
US20130241058A1 (en) * 2012-03-16 2013-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Wire Bonding Structures for Integrated Circuits
US9515036B2 (en) 2012-04-20 2016-12-06 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for solder connections
US9412675B2 (en) * 2014-05-19 2016-08-09 Micron Technology, Inc. Interconnect structure with improved conductive properties and associated systems and methods
US10276402B2 (en) * 2016-03-21 2019-04-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package and manufacturing process thereof
US10189705B1 (en) * 2017-10-25 2019-01-29 Globalfoundries Singapore Pte. Ltd. Monolithic integration of MEMS and IC devices

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5138438A (en) * 1987-06-24 1992-08-11 Akita Electronics Co. Ltd. Lead connections means for stacked tab packaged IC chips
US4833568A (en) * 1988-01-29 1989-05-23 Berhold G Mark Three-dimensional circuit component assembly and method corresponding thereto
US5426072A (en) * 1993-01-21 1995-06-20 Hughes Aircraft Company Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate
US5648684A (en) * 1995-07-26 1997-07-15 International Business Machines Corporation Endcap chip with conductive, monolithic L-connect for multichip stack
US5917242A (en) * 1996-05-20 1999-06-29 Micron Technology, Inc. Combination of semiconductor interconnect

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6838310B1 (en) * 1999-05-03 2005-01-04 United Microelectronics Corporation Integrated circuit with improved interconnect structure and process for making same
WO2003065440A1 (en) * 2002-02-01 2003-08-07 Strand Interconnect Ab Method to arrange silicon structures on top of each other and arrangement herefor
US20030173678A1 (en) * 2002-03-18 2003-09-18 Fujitsu Limited Semiconductor device and method for fabricating the same
US8034703B2 (en) 2002-08-30 2011-10-11 Fujitsu Semiconductor Limited Semiconductor device and method for manufacturing the same
US20050146041A1 (en) * 2002-08-30 2005-07-07 Fujitsu Limited Semiconductor device and method for manufacturing the same
US8089162B2 (en) 2002-08-30 2012-01-03 Fujitsu Semiconductor Limited Semiconductor device and method for manufacturing the same
US20090294988A1 (en) * 2002-08-30 2009-12-03 Fujitsu Microelectronics Limited Semiconductor device and method for manufacturing the same
US7692315B2 (en) * 2002-08-30 2010-04-06 Fujitsu Microelectronics Limited Semiconductor device and method for manufacturing the same
US20100130004A1 (en) * 2002-08-30 2010-05-27 Fujitsu Microelectronics Limited Semiconductor device and method for manufacturing the same
US9530857B2 (en) * 2003-06-20 2016-12-27 Tessera Advanced Technologies, Inc. Electronic device, assembly and methods of manufacturing an electronic device including a vertical trench capacitor and a vertical interconnect
US20060131691A1 (en) * 2003-06-20 2006-06-22 Koninklijke Philips Electronics N.V. Electronic device, assembly and methods of manufacturing an electronic device
KR101086520B1 (en) 2003-06-20 2011-11-23 엔엑스피 비 브이 Electronic device, assembly and methods of manufacturing an electronic device
US20050173801A1 (en) * 2004-02-05 2005-08-11 Matsushita Elec. Ind. Co. Ltd. Semiconductor device
US7391114B2 (en) * 2004-02-05 2008-06-24 Matsushita Electric Industrial Co., Ltd. Electrode pad section for external connection
US7528068B2 (en) * 2004-03-31 2009-05-05 Nec Electronics Corporation Method for manufacturing semiconductor device
US8034704B2 (en) * 2006-12-06 2011-10-11 Sony Corporation Method for manufacturing semiconductor device and semiconductor device
US20080136023A1 (en) * 2006-12-06 2008-06-12 Sony Corporation Method for manufacturing semiconductor device and semiconductor device
KR101455386B1 (en) * 2006-12-06 2014-10-27 소니 주식회사 Method for manufacturing semiconductor device and semiconductor device
US20120223425A1 (en) * 2011-03-02 2012-09-06 Siliconware Precision Industries Co., Ltd. Semiconductor device and fabrication method thereof
US8603911B2 (en) * 2011-03-02 2013-12-10 Siliconware Precision Industries Co., Ltd. Semiconductor device and fabrication method thereof
US9553039B2 (en) 2011-11-23 2017-01-24 Ams Ag Semiconductor device with through-substrate via covered by a solder ball and related method of production
US9735101B2 (en) 2011-11-23 2017-08-15 Ams Ag Semiconductor device with through-substrate via covered by a solder ball
US9773729B2 (en) 2011-11-23 2017-09-26 Ams Ag Method of producing a semiconductor device with through-substrate via covered by a solder ball
US9870988B2 (en) 2011-11-23 2018-01-16 Ams Ag Method of producing a semiconductor device with through-substrate via covered by a solder ball
US9870980B2 (en) * 2012-04-11 2018-01-16 Mediatek Inc. Semiconductor package with through silicon via interconnect
US20160118318A1 (en) * 2012-04-11 2016-04-28 Mediatek Inc. Semiconductor package with through silicon via interconnect
US20170084527A1 (en) * 2015-09-17 2017-03-23 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
US10079199B2 (en) * 2015-09-17 2018-09-18 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
US10446480B2 (en) 2015-09-17 2019-10-15 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
US10950534B2 (en) 2015-09-17 2021-03-16 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
US11342189B2 (en) 2015-09-17 2022-05-24 Semiconductor Components Industries, Llc Semiconductor packages with die including cavities and related methods
US11616008B2 (en) 2015-09-17 2023-03-28 Semiconductor Components Industries, Llc Through-substrate via structure and method of manufacture
US11908699B2 (en) 2015-09-17 2024-02-20 Semiconductor Components Industries, Llc Semiconductor packages with die including cavities
CN109727952A (en) * 2017-10-30 2019-05-07 台湾积体电路制造股份有限公司 Interconnection pattern structure, semiconductor structure and its manufacturing method

Also Published As

Publication number Publication date
US6252300B1 (en) 2001-06-26
US6323546B2 (en) 2001-11-27
TW442873B (en) 2001-06-23

Similar Documents

Publication Publication Date Title
US6252300B1 (en) Direct contact through hole type wafer structure
US6352923B1 (en) Method of fabricating direct contact through hole type
US5646067A (en) Method of bonding wafers having vias including conductive material
US5618752A (en) Method of fabrication of surface mountable integrated circuits
US5608264A (en) Surface mountable integrated circuit with conductive vias
US5682062A (en) System for interconnecting stacked integrated circuits
US5814889A (en) Intergrated circuit with coaxial isolation and method
US10867969B2 (en) Multi-wafer stacking structure and fabrication method thereof
US9418970B2 (en) Redistribution layers for microfeature workpieces, and associated systems and methods
US6207548B1 (en) Method for fabricating a micromachined chip scale package
EP1471571B1 (en) Semiconductor device and manufacturing method thereof
EP1926145A2 (en) Self-aligned through vias for chip stacking
US5668409A (en) Integrated circuit with edge connections and method
US20060113682A1 (en) Semiconductor component having plate and stacked dice
US20020089043A1 (en) Semiconductor package with shortened electric signal paths
WO2005086216A1 (en) Semiconductor element and semiconductor element manufacturing method
CN110610907A (en) Semiconductor structure and method of forming a semiconductor structure
CN111009519A (en) Semiconductor package
US7009300B2 (en) Low profile stacked multi-chip package and method of forming same
KR20020012061A (en) Wafer level stack package and method of fabricating the same
CN115295507A (en) Integrated circuit device and method of forming the same
TWI783449B (en) Semiconductor packages and methods of forming same
KR20240005646A (en) Integrated circuit package and method
US20230369274A1 (en) Integrated circuit package and method of forming same
US20080251937A1 (en) Stackable semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSUAN, MIN-CHIH;HSN, CHARLIE;REEL/FRAME:011427/0913;SIGNING DATES FROM 19990209 TO 19990210

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12