US12033852B2 - Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium - Google Patents
Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium Download PDFInfo
- Publication number
- US12033852B2 US12033852B2 US17/748,841 US202217748841A US12033852B2 US 12033852 B2 US12033852 B2 US 12033852B2 US 202217748841 A US202217748841 A US 202217748841A US 12033852 B2 US12033852 B2 US 12033852B2
- Authority
- US
- United States
- Prior art keywords
- base
- film
- gas
- protective film
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H10P14/6512—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
-
- H10P14/00—
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0227—Pretreatment of the material to be coated by cleaning or etching
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0272—Deposition of sub-layers, e.g. to promote the adhesion of the main coating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/04—Coating on selected surface areas, e.g. using masks
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/04—Coating on selected surface areas, e.g. using masks
- C23C16/042—Coating on selected surface areas, e.g. using masks using masks
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/34—Nitrides
- C23C16/345—Silicon nitride
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45527—Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations
- C23C16/45534—Use of auxiliary reactants other than used for contributing to the composition of the main film, e.g. catalysts, activators or scavengers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
- C23C16/4584—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally the substrate being rotated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02359—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the surface groups of the insulating layer
-
- H10P14/3411—
-
- H10P14/60—
-
- H10P14/6309—
-
- H10P14/6546—
-
- H10P14/69215—
-
- H10P14/69433—
-
- H10P70/20—
-
- H10P72/0402—
-
- H10P72/0468—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H10P14/6339—
Definitions
- FIG. 4 is a view illustrating a process sequence in selective growth according to embodiments of the present disclosure.
- FIG. 5 D is a partial enlarged cross sectional view of the surface of the wafer 200 after silicon is selectively adsorbed on respective surfaces of the base 200 b and the protective film 200 e by supplying an aminosilane-based gas
- FIG. 5 E is a partial enlarged cross sectional view of the surface of the wafer 200 after the respective surfaces of the base 200 b and the protective film 200 e , on which the silicon is adsorbed, are selectively modified by supplying a fluorine-containing gas
- FIG. 5 F is a partial enlarged cross sectional view of the surface of the wafer 200 after a silicon nitride film is selectively formed on a surface of the base 200 a
- FIG. 5 G is a partial enlarged cross sectional view of the surface of the wafer 200 after the wafer 200 illustrated in FIG. 5 F is exposed to the atmosphere.
- the nozzle 249 b is disposed to face an exhaust port 231 a , which will be described later, on a straight line in a plane view, with the centers of the wafers 200 carried into the process chamber 201 interposed therebetween.
- the nozzles 249 a and 249 c are disposed to sandwich a straight line L passing through the nozzle 249 b and the center of the exhaust port 231 a from both sides along the inner wall of the reaction tube 203 (the outer peripheral portion of the wafers 200 ).
- the straight line L is also a straight line passing through the nozzle 249 b and the centers of the wafers 200 .
- Processing temperature room temperature to 600 degrees C. or 50 to 550 degrees C. in some embodiments
- the film thickness of the protective film 200 e formed at this step is about 10 ⁇ , which is smaller than the film thickness of the natural oxide films 200 d formed on the surface of the base 200 c before the DHF cleaning. Even if the film thickness of the protective film 200 e is small as described above, since the film thickness uniformity of the protective film 200 e is much higher than the film thickness uniformity of the natural oxide films, it becomes possible to sufficiently suppress the contact of the F 2 gas with the surface of the base 200 c when supplying the F 2 gas at step C as described hereinbelow.
- step B After step B is completed, a F 2 gas is supplied to the wafer 200 in the process chamber 201 , namely the wafer 200 after Si is selectively adsorbed on the respective surfaces of the base 200 b and the protective film 200 e.
- valve 243 b is opened to allow a F 2 gas to flow into the gas supply pipe 232 b .
- the flow rate of the F 2 gas is adjusted by the MFC 241 b .
- the F 2 gas is supplied into the process chamber 201 via the nozzle 249 b and is exhausted from the exhaust port 231 a .
- the F 2 gas is supplied to the wafer 200 (F 2 gas supply).
- the valves 243 d and 243 f are opened to supply a N 2 gas into the process chamber 201 via the nozzles 249 a and 249 c .
- the supply of the N 2 gas may not be performed.
- Processing temperature room temperature to 550 degrees C. or room temperature to 450 degrees C. in some embodiments.
- conditions may be similar to the processing conditions of step B.
- the conditions described herein are conditions under which the respective surfaces of the base 200 b and the protective film 200 e are not etched, and conditions under which the respective surfaces of the base 200 b and the protective film 200 e are modified (F-terminated), as will be described later.
- the respective surfaces of the base 200 b and the protective film 200 e can be modified without etching by reacting Si adsorbed on the respective surfaces of the base 200 b and the protective film 200 e and the F 2 gas with each other.
- the protective film 200 e since the surface of the base 200 c is protected by the protective film 200 e , it is possible to prevent the F 2 gas from being brought into contact with the surface of the base 200 c . Thus, it is possible to avoid the etching damage to the surface of the base 200 c .
- the modified base 200 b and protective film 200 e include F-terminated (SiF-terminated) surfaces.
- the base 200 b and the protective film 200 e include F-terminated surfaces, respectively.
- the base 200 b and the protective film 200 e include SiF-terminated surfaces, respectively.
- the former name will be mainly used.
- the respective surfaces of the base 200 b and the protective film 200 e can be selectively (preferentially) modified while suppressing the modification of the surface of the base 200 a .
- a portion of the surface of the base 200 a may be modified, but the amount of the modification is smaller than the amount of the modification of the respective surfaces of the base 200 b and the protective film 200 e .
- Such selective (preferential) modification is possible because Si is not adsorbed on many regions of the surface of the base 200 a after step B is performed, whereas Si is adsorbed on the entire region of the respective surfaces of the base 200 b and the protective film 200 e .
- Si Since Si is not adsorbed in many regions of the surface of the base 200 a , the reaction between Si and F 2 is not performed, and as a result, the F-termination is not formed in such many regions. However, as described above, Si may be adsorbed on the partial region of the surface of the base 200 a , and in that case, the F-termination may be formed on such partial region. On the other hand, on the entire region of the respective surfaces of the base 200 b and the protective film 200 e , Si adsorbed on the surfaces reacts with F 2 to generate an F-containing radical, and a very stable F-termination (SiF-termination) is formed on the entire region of the surfaces thereof by the action of such radical.
- the F-containing radical may include F, SiF, SiF 2 , SiF 3 , SiHF, SiH 2 F, SiHF 2 , and the like.
- the amounts of Si adsorbed on the base 200 b and the protective film 200 e at step B are set to be substantially uniform over the entire region of the respective surfaces of the base 200 b and the protective film 200 e . Therefore, at this step, the amounts of the F-containing radical generated on the respective surfaces of the base 200 b and the protective film 200 e become substantially uniform over the entire in-plane region thereof. As a result, the modification of the base 200 b and the protective film 200 e described above is performed substantially uniformly over the entire region of the surfaces thereof.
- Si is not adsorbed in many regions of the surface of the base 200 a as described above, the reaction between Si and F 2 is not performed, no F-containing radical is generated, and such many regions are not modified.
- Si and F 2 react with each other in the partial region thereof to generate the F-containing radical, and the partial region thereof may be modified, as described above.
- the surface of the base 200 a is hardly damaged by etching, and adsorption sites are kept in many regions of the surface.
- the fluorine-containing gas it may be possible to use, in addition to the F 2 gas, a chlorine trifluoride (ClF 3 ) gas, a chlorine fluoride gas (ClF) gas, an F 2 +nitric oxide (NO) gas, a ClF+NO gas, a nitrogen trifluoride (NF 3 ) gas, a tungsten hexafluoride (WF 6 ) gas, a nitrosyl fluoride (FNO) gas, or a mixed gas thereof.
- a chlorine trifluoride (ClF 3 ) gas a chlorine fluoride gas (ClF) gas
- an F 2 +nitric oxide (NO) gas a ClF+NO gas
- NF 3 nitrogen trifluoride
- WF 6 tungsten hexafluoride
- FNO nitrosyl fluoride
- valve 243 a is opened to allow a SiCl 4 gas to flow into the gas supply pipe 232 a .
- the flow rate of the SiCl 4 gas is adjusted by the MFC 241 a .
- the SiCl 4 gas is supplied into the process chamber 201 via the nozzle 249 a and is exhausted from the exhaust port 231 a .
- the SiCl 4 gas is supplied to the wafer 200 (SiCl 4 gas supply).
- the valves 243 e and 243 f may be opened to supply an N 2 gas into the process chamber 201 via the nozzles 249 b and 249 c , respectively.
- SiCl 4 gas supply flow rate 1 to 2,000 sccm or 10 to 1,000 sccm in some embodiments
- SiCl 4 gas supply time 1 to 180 seconds or 10 to 120 seconds in some embodiments
- Processing temperature 350 to 600 degrees C. or 400 to 550 degrees C. in some embodiments
- Processing pressure 1 to 2,000 Pa or 10 to 1,333 Pa in some embodiments.
- the Si-containing layer containing Cl is formed by physisorption or chemisorption of SiCl 4 on the surface of the base 200 a , chemisorption of a substance (SiCl x ) in which a portion of SiCl 4 is decomposed, deposition of Si by pyrolysis of SiCl 4 , or the like.
- the Si-containing layer containing Cl may be an adsorption layer of SiCl 4 or SiCl x (a physisorption layer or a chemisorption layer), or may be a deposit layer of Si containing Cl. In the present disclosure, the Si-containing layer containing Cl will be simply referred to as a Si-containing layer.
- the Si-containing layer can be selectively formed on the surface of the base 200 a while suppressing the formation of the Si-containing layer on the respective surfaces of the base 200 b and the protective film 200 e .
- the Si-containing layer may be very slightly formed on the respective surfaces of the base 200 b and the protective film 200 e , but also in this case, the thickness of the Si-containing layer formed on the respective surfaces of the base 200 b and the protective film 200 e becomes much smaller than the thickness of the Si-containing layer formed on the surface of the base 200 a .
- the valve 243 a is closed to stop the supply of the SiCl 4 gas into the process chamber 201 . Then, the gas or the like, which remains within the process chamber 201 , is removed from the interior of the process chamber 201 according to the same processing procedures as those of the purge at step A (purge).
- a chlorosilane-based gas such as a monochlorosilane (SiH 3 Cl, abbreviation: MCS) gas, a dichlorosilane (SiH 2 Cl 2 , abbreviation: DCS) gas, a trichlorosilane (SiHCl 3 , abbreviation: TCS) gas, a hexachlorodisilane (Si 2 Cl 6 , abbreviation: HCDS) gas, an octachlorotrisilane (Si 3 Cl 8 , abbreviation: OCTS) gas or the like, a bromosilane-based gas such as a tetrabromosilane (SiBr 4 ) gas or the like, or an iodosilane-based gas such as a tetraiodosilane (SiI 4 ) gas
- MCS monochlorosilane
- DCS dichlorosilane
- TCS
- processing conditions may be similar to the processing conditions of step B.
- the N 2 gas as a purge gas is supplied from each of the nozzles 249 a to 249 c into the process chamber 201 and is exhausted from the exhaust port 231 a .
- the interior of the process chamber 201 is purged and the gas or the reaction byproduct, which remains within the process chamber 201 , is removed from the interior of the process chamber 201 (after-purge).
- the internal atmosphere of the process chamber 201 is substituted by an inert gas (inert gas substitution).
- the internal pressure of the process chamber 201 is returned to an atmospheric pressure (atmospheric pressure return).
- the seal cap 219 is moved down by the boat elevator 115 to open the lower end of the manifold 209 . Then, the processed wafers 200 supported on the boat 217 are unloaded from the lower end of the manifold 209 to the outside of the reaction tube 203 (boat unloading). After the boat unloading, the shutter 219 s is moved so that the lower end opening of the manifold 209 is sealed by the shutter 219 s via the O-ring 220 c (shutter closing). The processed wafers 200 are unloaded to the outside of the reaction tube 203 and are subsequently discharged from the boat 217 (wafer discharging).
- the F-terminations existing on the respective surfaces of the base 200 b and the protective film 200 e are dissociated by reacting with a predetermined reaction product, specifically, moisture (H 2 O) in the atmosphere, when the processed wafers 200 are exposed to the atmosphere. That is, the F-terminations existing on the respective surfaces of the base 200 b and the protective film 200 e can be removed by the exposure of the processed wafers 200 to the atmosphere.
- a predetermined reaction product specifically, moisture (H 2 O) in the atmosphere
- the respective surface states of the base 200 b and the protective film 200 e are reset, and the film-forming process can be performed on the respective surfaces of the base 200 b and the protective film 200 e at a subsequent step.
- steps A to D By performing steps A to D, it becomes possible to selectively form the SiN film on the surface of the base 200 a among the bases 200 a , 200 b , and 200 c exposed on the surface of the wafer 200 .
- This makes it possible to simplify their processes, such as omitting a patterning process including photolithography, for example, when manufacturing a semiconductor device. As a result, it is possible to improve the productivity of the semiconductor device and to reduce the manufacturing cost.
- the natural oxide film (SiO film) formed on the surface of the base 200 c before the DHF cleaning is used as the protective film.
- the natural oxide film has a non-uniform thickness
- the surface of the base 200 c may be etched and damaged by etching by bringing the F 2 gas into contact with the base 200 c in a portion where the film thickness of the natural oxide film is small at step C.
- the film thickness of the protective film 200 e is as small as about 10 ⁇ , it may not be necessary to perform the step of removing the protective film 200 e after the selective growth is completed. In this case, since the manufacturing process of the semiconductor device can be simplified, it is possible to improve the productivity of the semiconductor device and to reduce the manufacturing cost. However, when the SiO film formed as the protective film 200 e influences the device characteristics or the like, it is desirable to remove the protective film 200 e . In that case, it is possible to remove the protective film 200 e by, for example, DHF cleaning or the like.
- the amounts of Si selectively (preferentially) adsorbed on the base 200 b and the protective film 200 e can be set to be substantially uniform over the entire region of the respective surfaces of the base 200 b and the protective film 200 e .
- step D By exposing the processed wafer 200 to the atmosphere after performing step D, it is possible to eliminate the F-terminations as inhibitors existing on the respective surfaces of the base 200 b and the protective film 200 e . As described above, since the F-terminations can be easily removed, it is may not be necessary to separately prepare a step of removing the inhibitors. Thus, it is possible to simplify the manufacturing process of the semiconductor device, to improve the productivity of the semiconductor device, and to reduce the manufacturing cost.
- the F-containing radical is generated by supplying the F-containing gas in an atmosphere in which a pseudo catalyst exists and the respective surfaces of the base 200 b and the protective film 200 e may be modified without etching using the F-containing radical thus generated. That is, at step C, the F-containing radical is generated by supplying the F-containing gas into the process chamber 201 accommodating the pseudo catalyst, and the respective surfaces of the base 200 b and the protective film 200 e among the bases 200 a and 200 b and the protective film 200 e may be selectively (preferentially) modified without etching by supplying the radical thus generated to the surface of the wafer 200 . In this case, step B cannot be performed.
- the term “pseudo catalyst” herein refers to a substance of promoting the decomposition of the F-containing gas and urging the generation of the F-containing radical from the F-containing gas.
- the generation of the F-containing radical from the F-containing gas can be promoted by the pseudo catalytic action occurring by bringing the F-containing gas into contact with the pseudo catalyst to efficiently generate the F-containing radical.
- the F-containing radical can be efficiently generated by bringing the F-containing gas into contact with the bare wafer as the pseudo catalyst, and the F-containing radical efficiently generated in this way can be efficiently supplied to each of the base 200 b and the protective film 200 e .
- the F-containing radical efficiently generated in this way can be efficiently supplied to each of the base 200 b and the protective film 200 e .
- the same effects as those of the aforementioned embodiments may be achieved. Furthermore, by supplying the F-containing gas in an atmosphere in which the pseudo catalyst exists at step C, it is possible to increase the amount of the F-containing radical generated by more promoting the generation of the F-containing radical in the process chamber 201 than in the case where the F-containing gas is supplied in an atmosphere in which the pseudo catalyst does not exist. As a result, by promoting the modification of the respective surfaces of the base 200 b and the protective film 200 e at step C, it is possible to appropriately perform the selective formation of the SiN film on the surface of the base 200 a . Moreover, by using the pseudo catalyst, it is possible to lower the processing temperature at step C, and to effectively suppress the etching of the surface of the base 200 a or the etching damage to the surface of the base 200 a at step C.
- a plate made of Si Si plate
- a chip made of Si Si chip
- a piece made of Si Si piece
- a block made of Si Si block
- a Si film is formed (precoated) in advance on the surface of any member (the inner wall of the reaction tube 203 , the surface of the boat 217 , or the like) in the process chamber 201 , and this Si film (precoated film) may also be used as the pseudo catalyst.
- the Si film as the precoated film may be formed, for example, by using a silane-based gas such as a monosilane (SiH 4 ) gas or the like and by a CVD method.
- the Si film may be a Si film in an amorphous (non-crystalline) state, a Si film in a poly (polycrystalline) state, or a Si film in a mixed state of amorphous and polycrystal.
- the F-containing radical can be efficiently generated by bringing the F-containing gas into contact with the Si film (precoated film) as the pseudo catalyst, and the F-containing radical efficiently generated in this way can be efficiently supplied to the base 200 b and the protective film 200 e .
- the F-containing radical efficiently generated in this way can be efficiently supplied to the base 200 b and the protective film 200 e .
- a SiN film a silicon carbide film (SiC film), a silicon carbonitride film (SiCN film), a silicon-rich SiN film (SiRN film), a silicon-rich SiC film (SiRC film), a silicon-rich SiCN film (SiRCN film), or the like may be used as the precoated film. That is, in addition to Si, a Si-containing film containing C or N may be used as the precoated film.
- the processing conditions at this time may be similar to the processing conditions when forming the Si film as the precoated film described above.
- the aminosilane-based gas is a gas containing Si and an amino group, and may be a gas containing at least Si, N, and C as constituent elements.
- the F-containing radical can be efficiently generated by bringing the F-containing radicals into contact with the SiN film, the SiC film, the SiCN film, the SiRN film, the SiRC film, or the SiRCN film (precoated film) as the pseudo catalyst, and the F-containing radical efficiently generated in this way can be efficiently supplied to each of the base 200 b and the protective film 200 e .
- the F-containing radical efficiently generated in this way can be efficiently supplied to each of the base 200 b and the protective film 200 e .
- the processing procedures and processing conditions in the selective growth when these precoated films are used as the pseudo catalysts may be similar to the processing procedures and processing conditions of the aforementioned embodiments except that these films are precoated on the surface of any member in the process chamber 201 and step B is not performed. As described above, even when the precoated film is used as the pseudo catalyst, the same effects as those when the bare wafer is used as the pseudo catalyst may be achieved.
- the precoated film in this case may be referred to as a pseudo catalyst film or a pseudo catalyst precoated film.
- a gas and processing conditions used when forming the Si film, the SiN film, the SiC film, the SiCN film, the SiRN film, the SiRC film, or the SiRCN film as the pseudo catalyst film may be similar to the gas and the processing conditions used when forming the precoated film described above.
- the generation of the F-containing radical from the F-containing gas may be promoted by activation (excitation) of the F-containing gas by plasma, heating, light irradiation, or the like. Even in these cases, the same effects as those of the aforementioned embodiments may be achieved. Furthermore, at step C, the generation of the F-containing radical in the process chamber 201 may be promoted by activating the F-containing gas by plasma, heating, light irradiation, or the like, compared with the case where the F-containing gas is not activated by these, making it possible to increase the amount of the F-containing radical to be generated.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical Vapour Deposition (AREA)
- Formation Of Insulating Films (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
O2→SiH3R→F2→(SiCl4→NH3)×n⇒SiN
-
- O2 gas supply flow rate: 10 to 10,000 sccm or 100 to 10,000 sccm in some embodiments
- O2 gas supply time: 1 to 180 seconds or 1 to 60 seconds in some embodiments
- N2 gas supply flow rate (per gas supply pipe): 0 to 10,000 sccm or 100 to 10,000 sccm in some embodiments
SiAx[(NB2)(4−x)] [1]
-
- NH3 gas supply flow rate: 10 to 10,000 sccm
- NH3 gas supply time: 1 to 60 seconds or 5 to 50 seconds in some embodiments
- Processing pressure: 1 to 4,000 Pa or 1 to 1,333 Pa in some embodiments.
O2→Si+F2→(SiCl4→NH3)×n⇒SiN
-
- SiH4 gas supply flow rate: 10 to 2,000 sccm
- N2 gas supply flow rate (per gas supply pipe): 0 to 10,000 sccm
- Gas supply time: 10 to 400 minutes
- Processing temperature: 450 to 550 degrees C. or 450 to 530 degrees C. in some embodiments
- Processing pressure: 1 to 900 Pa.
O2→SiH3R→F2→(SiCl4→NH3→O2)×n⇒SiON
O2→SiH3R→F2→(HCDS→C3H6→NH3)×n⇒SiCN
O2→SiH3R→F2→(HCDS→C3H6→NH3→O2)×n⇒SiOCN
O2→SiH3R→F2→(HCDS→TEA→O2)×n⇒SiOC(N)
O2→SiH3R→F2→(DCS→BCl3→NH3)×n⇒SiBN
O2→SiH3R→F2→(DCS→C3H6→BCl3→NH3)×n⇒SiBCN
O2→SiH3R→F2→(TiCl4→NH3)×n⇒TiN
O2→SiH3R→F2→(TiCl4→NH3→O2)×n⇒TiON
Claims (20)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/748,841 US12033852B2 (en) | 2019-07-31 | 2022-05-19 | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2019-140991 | 2019-07-31 | ||
| JP2019140991A JP6953480B2 (en) | 2019-07-31 | 2019-07-31 | Semiconductor device manufacturing methods, substrate processing devices, and programs |
| US16/943,150 US11417518B2 (en) | 2019-07-31 | 2020-07-30 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US17/748,841 US12033852B2 (en) | 2019-07-31 | 2022-05-19 | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/943,150 Continuation US11417518B2 (en) | 2019-07-31 | 2020-07-30 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20220277955A1 US20220277955A1 (en) | 2022-09-01 |
| US12033852B2 true US12033852B2 (en) | 2024-07-09 |
Family
ID=74259575
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/943,150 Active 2041-02-03 US11417518B2 (en) | 2019-07-31 | 2020-07-30 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US17/748,841 Active 2040-07-30 US12033852B2 (en) | 2019-07-31 | 2022-05-19 | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/943,150 Active 2041-02-03 US11417518B2 (en) | 2019-07-31 | 2020-07-30 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US11417518B2 (en) |
| JP (1) | JP6953480B2 (en) |
| KR (1) | KR102345313B1 (en) |
| CN (2) | CN112309830B (en) |
| SG (1) | SG10202007309TA (en) |
| TW (2) | TWI885312B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SG11202100492RA (en) * | 2018-07-17 | 2021-03-30 | Kokusai Electric Corp | Method of manufacturing semiconductor device, substrate processing apparatus, and program |
| JP6860605B2 (en) | 2019-03-18 | 2021-04-14 | 株式会社Kokusai Electric | Semiconductor device manufacturing methods, substrate processing devices, and programs |
| JP6953480B2 (en) * | 2019-07-31 | 2021-10-27 | 株式会社Kokusai Electric | Semiconductor device manufacturing methods, substrate processing devices, and programs |
| JP7221187B2 (en) * | 2019-09-30 | 2023-02-13 | 東京エレクトロン株式会社 | Film forming method and film forming apparatus |
| JP7227122B2 (en) * | 2019-12-27 | 2023-02-21 | 株式会社Kokusai Electric | Substrate processing method, semiconductor device manufacturing method, substrate processing apparatus, and program |
| JP7589578B2 (en) * | 2021-02-16 | 2024-11-26 | 東京エレクトロン株式会社 | Etching method and etching apparatus |
| JP7374961B2 (en) * | 2021-07-27 | 2023-11-07 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, substrate processing method, substrate processing device, and program |
| JP7443312B2 (en) * | 2021-09-29 | 2024-03-05 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, substrate processing method, program, and substrate processing apparatus |
| JP7315744B1 (en) * | 2022-03-14 | 2023-07-26 | 株式会社Kokusai Electric | Substrate processing method, semiconductor device manufacturing method, substrate processing apparatus, and program |
| JP2023140107A (en) | 2022-03-22 | 2023-10-04 | キオクシア株式会社 | Semiconductor device and its manufacturing method |
| JP7561795B2 (en) * | 2022-06-17 | 2024-10-04 | 株式会社Kokusai Electric | SUBSTRATE PROCESSING METHOD, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, SUBSTRATE PROCESSING APPARATUS, AND PROGRAM |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080146025A1 (en) * | 2006-12-18 | 2008-06-19 | Yezdi Dordi | Methods and systems for barrier layer surface passivation |
| JP2013243193A (en) | 2012-05-18 | 2013-12-05 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method |
| US20130329274A1 (en) * | 2012-06-08 | 2013-12-12 | Samsung Display Co., Ltd. | Electrowetting display and method of manufacturing the same |
| CN103715131A (en) | 2012-09-29 | 2014-04-09 | 中国航天科技集团公司第九研究院第七七一研究所 | High depth width ratio TSV through hole step-by-step etching and side wall modification method |
| US20160148800A1 (en) * | 2014-11-24 | 2016-05-26 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
| US20160322213A1 (en) | 2015-05-01 | 2016-11-03 | Applied Materials, Inc. | Selective Deposition Of Thin Film Dielectrics Using Surface Blocking Chemistry |
| US20170278705A1 (en) | 2016-03-23 | 2017-09-28 | Tokyo Electron Limited | Nitride film forming method and storage medium |
| US20170323778A1 (en) | 2016-03-18 | 2017-11-09 | Applied Materials, Inc. | Plasma poisoning to enable selective deposition |
| US20180166270A1 (en) | 2016-12-09 | 2018-06-14 | Wonik Ips Co., Ltd. | Method of depositing a thin film |
| US20180261447A1 (en) | 2017-03-08 | 2018-09-13 | Lam Research Corporation | Selective deposition of silicon nitride on silicon oxide using catalytic control |
| US20180269058A1 (en) | 2017-03-17 | 2018-09-20 | Lam Research Corporation | Selective growth of silicon nitride |
| US20190198318A1 (en) | 2017-12-22 | 2019-06-27 | Applied Materials, Inc. | Methods For Depositing Blocking Layers on Conductive Surfaces |
| US10460930B2 (en) * | 2017-11-22 | 2019-10-29 | Lam Research Corporation | Selective growth of SiO2 on dielectric surfaces in the presence of copper |
| US10559461B2 (en) * | 2017-04-19 | 2020-02-11 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2183090B (en) * | 1985-10-07 | 1989-09-13 | Canon Kk | Method for selective formation of deposited film |
| JP3761918B2 (en) * | 1994-09-13 | 2006-03-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
| JP2000021849A (en) * | 1998-07-06 | 2000-01-21 | Shin Etsu Handotai Co Ltd | Dry etching method |
| JP4951950B2 (en) * | 2005-12-08 | 2012-06-13 | ソニー株式会社 | Semiconductor device and manufacturing method thereof |
| US8278176B2 (en) * | 2006-06-07 | 2012-10-02 | Asm America, Inc. | Selective epitaxial formation of semiconductor films |
| US7755113B2 (en) * | 2007-03-16 | 2010-07-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, semiconductor display device, and manufacturing method of semiconductor device |
| JP2008277777A (en) * | 2007-04-02 | 2008-11-13 | Hitachi Kokusai Electric Inc | Manufacturing method of semiconductor device |
| JP5661523B2 (en) * | 2011-03-18 | 2015-01-28 | 東京エレクトロン株式会社 | Film forming method and film forming apparatus |
| US8808563B2 (en) * | 2011-10-07 | 2014-08-19 | Applied Materials, Inc. | Selective etch of silicon by way of metastable hydrogen termination |
| CN104979440B (en) * | 2014-04-10 | 2019-01-18 | 传感器电子技术股份有限公司 | Compound substrate |
| JP6671262B2 (en) * | 2016-08-01 | 2020-03-25 | 東京エレクトロン株式会社 | Method and apparatus for forming nitride film |
| JP6767885B2 (en) * | 2017-01-18 | 2020-10-14 | 東京エレクトロン株式会社 | Protective film forming method |
| JP6953480B2 (en) * | 2019-07-31 | 2021-10-27 | 株式会社Kokusai Electric | Semiconductor device manufacturing methods, substrate processing devices, and programs |
-
2019
- 2019-07-31 JP JP2019140991A patent/JP6953480B2/en active Active
-
2020
- 2020-07-21 CN CN202010704261.7A patent/CN112309830B/en active Active
- 2020-07-21 CN CN202411852235.3A patent/CN119673759A/en active Pending
- 2020-07-23 TW TW111149596A patent/TWI885312B/en active
- 2020-07-23 TW TW109124862A patent/TWI791160B/en active
- 2020-07-29 KR KR1020200094175A patent/KR102345313B1/en active Active
- 2020-07-30 US US16/943,150 patent/US11417518B2/en active Active
- 2020-07-30 SG SG10202007309TA patent/SG10202007309TA/en unknown
-
2022
- 2022-05-19 US US17/748,841 patent/US12033852B2/en active Active
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080146025A1 (en) * | 2006-12-18 | 2008-06-19 | Yezdi Dordi | Methods and systems for barrier layer surface passivation |
| JP2013243193A (en) | 2012-05-18 | 2013-12-05 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method |
| US20130329274A1 (en) * | 2012-06-08 | 2013-12-12 | Samsung Display Co., Ltd. | Electrowetting display and method of manufacturing the same |
| CN103715131A (en) | 2012-09-29 | 2014-04-09 | 中国航天科技集团公司第九研究院第七七一研究所 | High depth width ratio TSV through hole step-by-step etching and side wall modification method |
| US20160148800A1 (en) * | 2014-11-24 | 2016-05-26 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
| US20160322213A1 (en) | 2015-05-01 | 2016-11-03 | Applied Materials, Inc. | Selective Deposition Of Thin Film Dielectrics Using Surface Blocking Chemistry |
| US20170323778A1 (en) | 2016-03-18 | 2017-11-09 | Applied Materials, Inc. | Plasma poisoning to enable selective deposition |
| US20170278705A1 (en) | 2016-03-23 | 2017-09-28 | Tokyo Electron Limited | Nitride film forming method and storage medium |
| JP2017174919A (en) | 2016-03-23 | 2017-09-28 | 東京エレクトロン株式会社 | Formation method of nitride film |
| US20180166270A1 (en) | 2016-12-09 | 2018-06-14 | Wonik Ips Co., Ltd. | Method of depositing a thin film |
| US20180261447A1 (en) | 2017-03-08 | 2018-09-13 | Lam Research Corporation | Selective deposition of silicon nitride on silicon oxide using catalytic control |
| US20180269058A1 (en) | 2017-03-17 | 2018-09-20 | Lam Research Corporation | Selective growth of silicon nitride |
| US10559461B2 (en) * | 2017-04-19 | 2020-02-11 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
| US10460930B2 (en) * | 2017-11-22 | 2019-10-29 | Lam Research Corporation | Selective growth of SiO2 on dielectric surfaces in the presence of copper |
| US20190198318A1 (en) | 2017-12-22 | 2019-06-27 | Applied Materials, Inc. | Methods For Depositing Blocking Layers on Conductive Surfaces |
Non-Patent Citations (1)
| Title |
|---|
| Taiwanese Office Action issued on May 8, 2024 for Taiwan Patent Application No. 111149596. |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI885312B (en) | 2025-06-01 |
| KR20210015679A (en) | 2021-02-10 |
| CN119673759A (en) | 2025-03-21 |
| JP6953480B2 (en) | 2021-10-27 |
| CN112309830A (en) | 2021-02-02 |
| KR102345313B1 (en) | 2021-12-31 |
| CN112309830B (en) | 2025-01-03 |
| US20220277955A1 (en) | 2022-09-01 |
| SG10202007309TA (en) | 2021-02-25 |
| US20210035801A1 (en) | 2021-02-04 |
| JP2021027067A (en) | 2021-02-22 |
| TW202111780A (en) | 2021-03-16 |
| TWI791160B (en) | 2023-02-01 |
| TW202322189A (en) | 2023-06-01 |
| US11417518B2 (en) | 2022-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12033852B2 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US12494364B2 (en) | Method of manufacturing semiconductor device, substrate processing method, substrate processing apparatus, and recording medium | |
| US11335554B2 (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US11923193B2 (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US20210305043A1 (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US20240030026A1 (en) | Processing method, method of manufacturing semiconductor device, processing apparatus, and recording medium | |
| US20220301851A1 (en) | Method of manufacturing semiconductor device, substrate processing method, recording medium, and substrate processing apparatus | |
| US12392031B2 (en) | Method of processing substrate, substrate processing apparatus, recording medium, and method of manufacturing semiconductor device | |
| US20230287567A1 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US20250218786A1 (en) | Method of processing substrate, substrate processing apparatus, recording medium, and method of manufacturing semiconductor device | |
| US12424463B2 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing system, and recording medium | |
| JP7305013B2 (en) | Substrate processing method, semiconductor device manufacturing method, substrate processing apparatus, and program | |
| JP7135190B2 (en) | Semiconductor device manufacturing method, substrate processing method, substrate processing apparatus, and program | |
| US20250372368A1 (en) | Processing method, method of manufacturing semiconductor device, processing apparatus, and recording medium | |
| US20240105443A1 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing system, and recording medium | |
| US12518964B2 (en) | Method of manufacturing semiconductor device, method of processing substrate, recording medium, and substrate processing apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
| AS | Assignment |
Owner name: KOKUSAI ELECTRIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WASEDA, TAKAYUKI;NAKAGAWA, TAKASHI;NAKATANI, KIMIHIKO;AND OTHERS;SIGNING DATES FROM 20200710 TO 20200729;REEL/FRAME:062141/0178 |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: WITHDRAW FROM ISSUE AWAITING ACTION |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |