US11823746B2 - Memory sector with trimmed reference currents and method of improving memory reading window thereof - Google Patents

Memory sector with trimmed reference currents and method of improving memory reading window thereof Download PDF

Info

Publication number
US11823746B2
US11823746B2 US17/673,829 US202217673829A US11823746B2 US 11823746 B2 US11823746 B2 US 11823746B2 US 202217673829 A US202217673829 A US 202217673829A US 11823746 B2 US11823746 B2 US 11823746B2
Authority
US
United States
Prior art keywords
cell
word line
currents
current
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US17/673,829
Other versions
US20230223091A1 (en
Inventor
Ming-Shan Ho
Ying-Ting Lin
Chung-Yi Luo
Kuo-Cheng Chou
Cheng-Hsiao Lai
Ming-Jen Chang
Yung-Tsai Hsu
Cheng-Chieh Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, MING-JEN, CHENG, CHENG-CHIEH, CHOU, KUO-CHENG, HO, MING-SHAN, HSU, YUNG-TSAI, LAI, CHENG-HSIAO, LIN, YING-TING, LUO, CHUNG-YI
Publication of US20230223091A1 publication Critical patent/US20230223091A1/en
Application granted granted Critical
Publication of US11823746B2 publication Critical patent/US11823746B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/08—Address circuits; Decoders; Word-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404—Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells

Definitions

  • the present invention relates generally to a memory sector and method of improving memory reading window thereof, and more specifically, to a memory sector with trimmed reference currents and method of improving memory reading window thereof.
  • a reference current will be predetermined in the operation of flash memory through trimming method to make sure memory cells have expected current level in the procedure of programming and erasing.
  • a sensing circuit will be used in these procedures to monitor logic states of these memory cells and the current level of these memory cells will be sensed and determined during the read operation.
  • the predetermined reference current may be varied if the uniformity of memory is not well controlled in the manufacturing process.
  • large alignment shift between contacts and the connected polysilicon based active areas in the memory may result in performance variation between unit cells corresponding two adjacent word lines.
  • the cell current measured in these operations will be quite inconsistent and apparent phenomenon of even-odd disparity would appear between adjacent word lines (i.e. adjacent even and odd word lines).
  • this kind of issue may be solved by further restricting the specification limit of alignment shift between contacts and active areas.
  • this approach sometimes will be a challenge due to various uncontrollable factors and process limits during the manufacturing process. Accordingly, it is necessary for those of skilled in the art to develop new memory structure and method of reading and determining thereof, in response to the issue of inconsistent property between memory cells.
  • the present invention hereby provides a novel memory sector with trimmed reference currents and method of improving memory reading window thereof, with features of deriving different reference currents used in read operation for the unit cells corresponding respectively to odd word lines and even word lines
  • One aspect of the present invention is to provide a memory sector with trimmed reference currents, including eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, wherein a logic state of the unit cell corresponding to the odd word line is determined by a first reference current based on cell currents of the eight unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and a logic state of the unit cell corresponding to the even word line is determined by a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the eight unit cells in the odd word line in programmed state.
  • Another aspect of the present invention is to provide a method of improving memory reading window by trimming reference currents, including steps of providing a memory sector having eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, defining a first reference current based on cell currents of the eight unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and the first reference current is used to determine a logic state of the unit cell corresponding to the odd word line, and defining a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the eight unit cells corresponding to the odd word line in programmed state, and the second reference current is used to determine a logic state of the unit cell corresponding to the even word line.
  • FIG. 1 is a distribution graph of the number of unit cell corresponding respectively to odd word lines and even word lines in erased state along with the cell current in prior art;
  • FIG. 2 is a distribution graph of the number of unit cell corresponding to odd word lines in erased state along with the cell current in the preferred embodiment of the present invention.
  • FIG. 3 is a distribution graph of the number of unit cell corresponding to even word lines in erased state along with the cell current in the preferred embodiment of the present invention.
  • terminology may be understood at least in part from usage in context.
  • the term “one or more” as used herein, depending at least in part upon context may be used to describe any feature, structure, or characteristic in a singular sense or may be used to describe combinations of features, structures or characteristics in a plural sense.
  • terms, such as “a,” “an,” or “the,” again, may be understood to convey a singular usage or to convey a plural usage, depending at least in part upon context.
  • the term “based on” may be understood as not necessarily intended to convey an exclusive set of factors, but may allow for the presence of other factors not necessarily expressly described, again depending at least in part on the context.
  • a flash memory device is a kind of integrated circuit capable of storing information and reading out information, if necessary.
  • the flash memory device may include multiple memory cells that are rewritten with data.
  • Each memory cell may store one-bit data or multi-bit data.
  • the memory cell is conditioned in one of two possible threshold-voltage distributions, i.e., one of two data states “1” and “0”.
  • the following embodiments are all based on the reading of memory structure that stores one-bit data. Nevertheless, please note that the present invention is not limited in one-bit data, instead, it may be applied in the reading of multi-bit data.
  • FIG. 1 is a distribution graph of the number of unit cell corresponding respectively to odd word lines and even word lines in erased state (“1” logic state) along with the cell current in prior art.
  • the X-coordinate in FIG. 1 represents a cell current I of a unit cell in erased state
  • the Y-coordinate in FIG. 1 is number of the unit cell.
  • the normal distribution curve shown in the figure is the number distribution of unit cell in the measured cell current for all unit cells in entire memory, wherein the distribution curve 10 on the right is the number distribution of unit cells corresponding to odd word lines, while the distribution curve 20 on the left is the number distribution of unit cells corresponding to even word lines. It can be seen from the figure that not all unit cells are provided with ideal, consistent cell current due to process variation.
  • the average cell current of distribution curve 20 of unit cells corresponding to even word lines is apparently less than the average cell current of distribution curve 10 of unit cells corresponding to odd word lines, wherein the normal distribution range of the current of distribution curve 20 on the left is further greater than the one of distribution curve 10 on the right, representing that the property of unit cells corresponding to even word lines are more inconsistent.
  • a reference current I REF will be provided as a criteria to determine if an unit cell is in erased state (logic state “1”) or in programmed state (logic state “0”).
  • a memory sector 100 is usually defined from main array region.
  • the memory sector 100 may correspond to two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 102 correspond to the even word line and eight unit cells 104 correspond to the odd word line.
  • Each unit cell 102 or 104 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure.
  • An unit cell is determined as being in erase state if its cell current is read to be greater than the reference current I REF , while an unit cell is determined as being in programmed state if its cell current is read to be less than the reference current I REF .
  • the distribution curve 10 and the distribution curve 20 are real distributions of unit cells corresponding to the odd word line and the even word line in erased state. Ideally, the distribution curve 10 and the distribution curve 20 in erased state should both be located on the right side of the reference current I REF .
  • FIG. 2 is a distribution graph of the number of unit cells corresponding to odd word lines in erased state along with the cell current in the preferred embodiment of present invention.
  • a memory sector 200 is provided with corresponding two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 202 correspond to the even word line and eight unit cells 204 correspond to the odd word line.
  • Each unit cell 202 or 204 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure.
  • the reference current of present invention is not derived from eight unit cells in programmed state and eight unit cells in erased state in random pattern in the memory sector 200 .
  • FIG. 2 when define a reference current I 1 for the unit cells corresponding to the odd word line, eight unit cells corresponding to the even WL in the memory sector 200 are all programmed into programmed state and eight unit cells corresponding to the odd WL in the memory sector 200 are all erased into erased state, and cell currents of these unit cells are then measured, wherein the reference current I 1 for the unit cells corresponding to the odd word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states.
  • the reference current I 1 for the unit cells corresponding to the odd word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states subtracting a predetermined value.
  • This predetermined value is preferably greater than half of normal distribution range of the current of unit cells corresponding to the odd word line (i.e. range d 1 in the figure).
  • the advantage of aforementioned approach of present invention is that, due to process variation and even-odd disparity of word lines, the average cell current of unit cells corresponding to the odd word line (i.e. the distribution curve 10 in the figure) would be way over the reference current I REF defined by conventional method. Therefore, in the approach of present invention, all of eight unit cells in erased state are corresponded to the odd word line rather than randomly sampling, and the reference current I 1 calculated in this way will be greater than the originally-defined reference current I REF and will be closer to the performance of unit cells corresponding to the odd word line in real practice, make it suitable as a reference current for determining the logic state of unit cells corresponding to the odd word line.
  • an unit cell corresponding to the odd word line is determined as being in erased state if its cell current is read to be greater than the reference current I 1 , while an unit cell corresponding to the odd word line is determined as being in programmed state if its cell current is read to be less than the reference current I 1 .
  • FIG. 3 is a distribution graph of the number of unit cells corresponding to even word lines in erased state along with the cell current in the preferred embodiment of present invention.
  • a memory sector 300 is provided with corresponding two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 302 correspond to the even word line and eight unit cells 304 correspond to the odd word line.
  • Each unit cell 302 or 304 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure.
  • the reference current of present invention is not derived from eight unit cells in programmed state and eight unit cells in erased state in random pattern or arrangement in the memory sector 300 .
  • a reference current I 2 for the unit cells corresponding to the even word line eight unit cells corresponding to the odd WL in the memory sector 300 are all programmed into programmed state and eight unit cells corresponding to the even WL in the memory sector 300 are all erased into erased state, and cell currents of these unit cells are then measured, wherein the reference current I 2 for the unit cells corresponding to the even word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states.
  • the reference current I 2 for the unit cells corresponding to the even word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states subtracting a predetermined value.
  • This predetermined value is preferably greater than half of normal distribution range of the current of unit cells corresponding to the even word line (i.e. range d 2 in the figure).
  • the advantage of aforementioned approach of present invention is that, due to process variation and even-odd disparity of word lines, the average cell current of unit cells corresponding to the even word line (i.e. the distribution curve 20 in the figure) would be very close to the reference current I REF defined by conventional method, so that an edge portion of the distribution curve 20 on the left would easily lie in the range of original reference current I REF , thereby causing read error.
  • all of eight unit cells in erased state are designedly corresponded to the even word line rather than randomly sampling, and the reference current I 2 calculated in this way will be less than the originally-defined reference current I REF and will be closer to the performance of unit cells corresponding to the even word line in real practice, make it suitable as a reference current for determining the logic state of unit cells corresponding to the even word line. Accordingly, in read operation, an unit cell corresponding to the even word line is determined as being in erased state if its cell current is read to be greater than the reference current I 2 , while an unit cell corresponding to the even word line is determined as being in programmed state if its cell current is read to be less than the reference current I 2 .
  • the essential feature of the present invention is to derive different reference currents used respectively for the unit cells corresponding to odd word lines and even word lines in read and determination operation through trimming method, in order to solve the issue of reading error due to inconsistent current performance.

Abstract

A memory sector with trimmed reference currents, including eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, wherein the logic state of unit cell corresponding to the odd word line is determined by a first reference current based on cell currents of the 8 unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and the logic state of unit cell corresponding to the even word line is determined by a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the 8 unit cells corresponding to the odd word line in programmed state.

Description

BACKGROUND OF THE INVENTION 1. Field of the Invention
The present invention relates generally to a memory sector and method of improving memory reading window thereof, and more specifically, to a memory sector with trimmed reference currents and method of improving memory reading window thereof.
2. Description of the Prior Art
A reference current will be predetermined in the operation of flash memory through trimming method to make sure memory cells have expected current level in the procedure of programming and erasing. A sensing circuit will be used in these procedures to monitor logic states of these memory cells and the current level of these memory cells will be sensed and determined during the read operation.
Nevertheless, the predetermined reference current may be varied if the uniformity of memory is not well controlled in the manufacturing process. For example, large alignment shift between contacts and the connected polysilicon based active areas in the memory may result in performance variation between unit cells corresponding two adjacent word lines. The cell current measured in these operations will be quite inconsistent and apparent phenomenon of even-odd disparity would appear between adjacent word lines (i.e. adjacent even and odd word lines). Generally, this kind of issue may be solved by further restricting the specification limit of alignment shift between contacts and active areas. However, this approach sometimes will be a challenge due to various uncontrollable factors and process limits during the manufacturing process. Accordingly, it is necessary for those of skilled in the art to develop new memory structure and method of reading and determining thereof, in response to the issue of inconsistent property between memory cells.
SUMMARY OF THE INVENTION
In order to solve the aforementioned issue of inconsistent property of unit cells corresponding to odd word lines and even word lines, the present invention hereby provides a novel memory sector with trimmed reference currents and method of improving memory reading window thereof, with features of deriving different reference currents used in read operation for the unit cells corresponding respectively to odd word lines and even word lines
One aspect of the present invention is to provide a memory sector with trimmed reference currents, including eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, wherein a logic state of the unit cell corresponding to the odd word line is determined by a first reference current based on cell currents of the eight unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and a logic state of the unit cell corresponding to the even word line is determined by a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the eight unit cells in the odd word line in programmed state.
Another aspect of the present invention is to provide a method of improving memory reading window by trimming reference currents, including steps of providing a memory sector having eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, defining a first reference current based on cell currents of the eight unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and the first reference current is used to determine a logic state of the unit cell corresponding to the odd word line, and defining a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the eight unit cells corresponding to the odd word line in programmed state, and the second reference current is used to determine a logic state of the unit cell corresponding to the even word line.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the embodiments, and are incorporated in and constitute apart of this specification. The drawings illustrate some of the embodiments and, together with the description, serve to explain their principles. In the drawings:
FIG. 1 is a distribution graph of the number of unit cell corresponding respectively to odd word lines and even word lines in erased state along with the cell current in prior art;
FIG. 2 is a distribution graph of the number of unit cell corresponding to odd word lines in erased state along with the cell current in the preferred embodiment of the present invention; and
FIG. 3 is a distribution graph of the number of unit cell corresponding to even word lines in erased state along with the cell current in the preferred embodiment of the present invention.
Relative dimensions and proportions of parts of the drawings have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings. The same reference signs are generally used to refer to corresponding or similar features in modified and different embodiments.
DETAILED DESCRIPTION
Reference will now be made in detail to exemplary embodiments of the invention, which are illustrated in the accompanying drawings in order to understand and implement the present disclosure and to realize the technical effect. It can be understood that the following description has been made only by way of example, but not to limit the present disclosure. Various embodiments of the present disclosure and various features in the embodiments that are not conflicted with each other can be combined and rearranged in various ways. Without departing from the spirit and scope of the present disclosure, modifications, equivalents, or improvements to the present disclosure are understandable to those skilled in the art and are intended to be encompassed within the scope of the present disclosure.
In general, terminology may be understood at least in part from usage in context. For example, the term “one or more” as used herein, depending at least in part upon context, may be used to describe any feature, structure, or characteristic in a singular sense or may be used to describe combinations of features, structures or characteristics in a plural sense. Similarly, terms, such as “a,” “an,” or “the,” again, may be understood to convey a singular usage or to convey a plural usage, depending at least in part upon context. Additionally, the term “based on” may be understood as not necessarily intended to convey an exclusive set of factors, but may allow for the presence of other factors not necessarily expressly described, again depending at least in part on the context.
It will be further understood that the terms “includes,” “including,” “comprises,” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The memory structure and relevant method of present invention is primarily applied in the architecture of embedded flash memory (eflash). A flash memory device is a kind of integrated circuit capable of storing information and reading out information, if necessary. The flash memory device may include multiple memory cells that are rewritten with data. Each memory cell may store one-bit data or multi-bit data. In the case of storing one-bit data in a unit memory cell, the memory cell is conditioned in one of two possible threshold-voltage distributions, i.e., one of two data states “1” and “0”. The following embodiments are all based on the reading of memory structure that stores one-bit data. Nevertheless, please note that the present invention is not limited in one-bit data, instead, it may be applied in the reading of multi-bit data.
Please refer to FIG. 1 , which is a distribution graph of the number of unit cell corresponding respectively to odd word lines and even word lines in erased state (“1” logic state) along with the cell current in prior art. The X-coordinate in FIG. 1 represents a cell current I of a unit cell in erased state, while the Y-coordinate in FIG. 1 is number of the unit cell. The normal distribution curve shown in the figure is the number distribution of unit cell in the measured cell current for all unit cells in entire memory, wherein the distribution curve 10 on the right is the number distribution of unit cells corresponding to odd word lines, while the distribution curve 20 on the left is the number distribution of unit cells corresponding to even word lines. It can be seen from the figure that not all unit cells are provided with ideal, consistent cell current due to process variation. Instead, their number is presented in a normal distribution. Furthermore, some processes or memory architectures may easily lead to apparent even-odd disparity between odd word lines and even word lines. For example, the average cell current of distribution curve 20 of unit cells corresponding to even word lines is apparently less than the average cell current of distribution curve 10 of unit cells corresponding to odd word lines, wherein the normal distribution range of the current of distribution curve 20 on the left is further greater than the one of distribution curve 10 on the right, representing that the property of unit cells corresponding to even word lines are more inconsistent.
Refer still to FIG. 1 . In the read operation of flash memory, a reference current IREF will be provided as a criteria to determine if an unit cell is in erased state (logic state “1”) or in programmed state (logic state “0”). In normal trimming method as shown in FIG. 1 , a memory sector 100 is usually defined from main array region. The memory sector 100 may correspond to two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 102 correspond to the even word line and eight unit cells 104 correspond to the odd word line. Each unit cell 102 or 104 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure. Conventional trimming approach is to randomly program eight unit cells in the memory sector 100 into programmed state and the other eight unit cells into erased state, and cell currents of these unit cells are measured, wherein the reference current IREF is defined as an average cell currents of these sixteen unit cells in this random pattern of logic states.
Refer still to FIG. 1 . An unit cell is determined as being in erase state if its cell current is read to be greater than the reference current IREF, while an unit cell is determined as being in programmed state if its cell current is read to be less than the reference current IREF. Take the embodiment in the figure as an example, the distribution curve 10 and the distribution curve 20 are real distributions of unit cells corresponding to the odd word line and the even word line in erased state. Ideally, the distribution curve 10 and the distribution curve 20 in erased state should both be located on the right side of the reference current IREF. However, it can be seen in the figure that, in real practice, a part of the distribution curve 20 (shaded area in the figure) is located on the left side of the reference current IREF, which represents that a portion of the unit cells corresponding to even word lines in erased state are determined as being in programmed state, thereby causing read error.
To solve this issue, please refer to FIG. 2 , which is a distribution graph of the number of unit cells corresponding to odd word lines in erased state along with the cell current in the preferred embodiment of present invention. In this embodiment, similarly, a memory sector 200 is provided with corresponding two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 202 correspond to the even word line and eight unit cells 204 correspond to the odd word line. Each unit cell 202 or 204 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure. Different from the conventional skill, the reference current of present invention is not derived from eight unit cells in programmed state and eight unit cells in erased state in random pattern in the memory sector 200. As shown in FIG. 2 , when define a reference current I1 for the unit cells corresponding to the odd word line, eight unit cells corresponding to the even WL in the memory sector 200 are all programmed into programmed state and eight unit cells corresponding to the odd WL in the memory sector 200 are all erased into erased state, and cell currents of these unit cells are then measured, wherein the reference current I1 for the unit cells corresponding to the odd word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states. Alternatively, in some embodiments, the reference current I1 for the unit cells corresponding to the odd word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states subtracting a predetermined value. This predetermined value is preferably greater than half of normal distribution range of the current of unit cells corresponding to the odd word line (i.e. range d1 in the figure).
Refer still to FIG. 2 . The advantage of aforementioned approach of present invention is that, due to process variation and even-odd disparity of word lines, the average cell current of unit cells corresponding to the odd word line (i.e. the distribution curve 10 in the figure) would be way over the reference current IREF defined by conventional method. Therefore, in the approach of present invention, all of eight unit cells in erased state are corresponded to the odd word line rather than randomly sampling, and the reference current I1 calculated in this way will be greater than the originally-defined reference current IREF and will be closer to the performance of unit cells corresponding to the odd word line in real practice, make it suitable as a reference current for determining the logic state of unit cells corresponding to the odd word line. Accordingly, in read operation, an unit cell corresponding to the odd word line is determined as being in erased state if its cell current is read to be greater than the reference current I1, while an unit cell corresponding to the odd word line is determined as being in programmed state if its cell current is read to be less than the reference current I1.
Please refer now to FIG. 3 , which is a distribution graph of the number of unit cells corresponding to even word lines in erased state along with the cell current in the preferred embodiment of present invention. In this embodiment, similarly, a memory sector 300 is provided with corresponding two adjacent word lines, including an even word line (even WL) and an odd word line (odd WL), wherein eight unit cells 302 correspond to the even word line and eight unit cells 304 correspond to the odd word line. Each unit cell 302 or 304 has two logic states, i.e. erased state (denoted by hollow dot) and programmed state (denoted by solid dot) in the figure. Different from the conventional skill, the reference current of present invention is not derived from eight unit cells in programmed state and eight unit cells in erased state in random pattern or arrangement in the memory sector 300. As shown in FIG. 3 , when define a reference current I2 for the unit cells corresponding to the even word line, eight unit cells corresponding to the odd WL in the memory sector 300 are all programmed into programmed state and eight unit cells corresponding to the even WL in the memory sector 300 are all erased into erased state, and cell currents of these unit cells are then measured, wherein the reference current I2 for the unit cells corresponding to the even word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states. Alternatively, in some embodiments, the reference current I2 for the unit cells corresponding to the even word line is defined as an average cell current of these sixteen unit cells in this pattern of logic states subtracting a predetermined value. This predetermined value is preferably greater than half of normal distribution range of the current of unit cells corresponding to the even word line (i.e. range d2 in the figure).
Refer still to FIG. 3 . The advantage of aforementioned approach of present invention is that, due to process variation and even-odd disparity of word lines, the average cell current of unit cells corresponding to the even word line (i.e. the distribution curve 20 in the figure) would be very close to the reference current IREF defined by conventional method, so that an edge portion of the distribution curve 20 on the left would easily lie in the range of original reference current IREF, thereby causing read error. In the light of this, in the approach of present invention, all of eight unit cells in erased state are designedly corresponded to the even word line rather than randomly sampling, and the reference current I2 calculated in this way will be less than the originally-defined reference current IREF and will be closer to the performance of unit cells corresponding to the even word line in real practice, make it suitable as a reference current for determining the logic state of unit cells corresponding to the even word line. Accordingly, in read operation, an unit cell corresponding to the even word line is determined as being in erased state if its cell current is read to be greater than the reference current I2, while an unit cell corresponding to the even word line is determined as being in programmed state if its cell current is read to be less than the reference current I2.
In conclusion to the aforementioned embodiments, it can be understood that the essential feature of the present invention is to derive different reference currents used respectively for the unit cells corresponding to odd word lines and even word lines in read and determination operation through trimming method, in order to solve the issue of reading error due to inconsistent current performance.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (16)

What is claimed is:
1. A memory sector with trimmed reference currents, comprising eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, wherein a logic state of said unit cell corresponding to said odd word line is determined by a first reference current based on cell currents of said eight unit cells corresponding to said even word line in programmed state and cell currents of said eight unit cells corresponding to said odd word line in erased state, and a logic state of said unit cell corresponding to said even word line is determined by a second reference current based on cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells in said odd word line in programmed state, wherein said first reference current is a first average cell current obtained by averaging cell currents of said eight unit cells corresponding to said even word line in programmed state and cell currents of said eight unit cells corresponding to said odd word line in erased state.
2. The memory sector with trimmed reference currents of claim 1, wherein a first average cell current is obtained by averaging cell currents of said eight unit cells corresponding to said even word line in programmed state and cell currents of said eight unit cells corresponding to said odd word line in erased state, and said first reference current equals to said first average cell current subtracting a predetermined value.
3. The memory sector with trimmed reference currents of claim 2, wherein said predetermined value is greater than half of normal distribution range of a current of said unit cell corresponding to said odd word line.
4. The memory sector with trimmed reference currents of claim 1, wherein said second reference current is a second average cell current obtained by averaging cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells corresponding to said odd word line in programmed state.
5. The memory sector with trimmed reference currents of claim 1, wherein a second average cell current is obtained by averaging cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells corresponding to said odd word line in programmed state, and said second reference current equals to said second average cell current subtracting a predetermined value.
6. The memory sector with trimmed reference currents of claim 5, wherein said predetermined value is greater than half of normal distribution range of a current of said unit cell corresponding to said even word line.
7. The memory sector with trimmed reference currents of claim 1, wherein said unit cell is determined as being in erased state if said cell current of said unit cell corresponding to said odd word line is greater than said first reference current, and said unit cell is determined in programmed state if said cell current of said unit cell corresponding to said odd word line is less than said first reference current.
8. The memory sector with trimmed reference currents of claim 1, wherein said unit cell is determined as being in erased state if said cell current of said unit cell corresponding to said even word line is greater than said second reference current, and said unit cell is determined in programmed state if said cell current of said unit cell corresponding to said even word line is less than said second reference current.
9. A method of improving memory reading window by trimming reference currents, comprising:
providing a memory sector comprising eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state;
defining a first reference current and obtaining said first reference current by averaging cell currents of said eight unit cells corresponding to said even word line in programmed state and cell currents of said eight unit cells corresponding to said odd word line in erased state, and said first reference current is used to determine a logic state of said unit cell corresponding to said odd word line; and
defining a second reference current based on cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells corresponding to said odd word line in programmed state, and said second reference current is used to determine a logic state of said unit cell corresponding to said even word line.
10. The method of improving memory reading window by trimming reference currents of claim 9, wherein steps of defining said first reference current comprises:
obtaining a first average unit current by averaging cell currents of said eight unit cells corresponding to said even word line in programmed state and cell currents of said eight unit cells corresponding to said odd word line in erased state; and
defining said first reference current as said first average unit current subtracting a predetermined value.
11. The method of improving memory reading window by trimming reference currents of claim 10, wherein said predetermined value is greater than half of normal distribution range of a current of said unit cell corresponding to said odd word line.
12. The method of improving memory reading window by trimming reference currents of claim 9, wherein steps of defining said second reference current comprises:
obtaining a second average unit current by averaging cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells corresponding to said odd word line in programmed state; and
defining said second reference current as said second average unit current.
13. The method of improving memory reading window by trimming reference currents of claim 9, wherein steps of defining said second reference current comprises:
obtaining a second average unit current by averaging cell currents of said eight unit cells corresponding to said even word line in erased state and cell currents of said eight unit cells corresponding to said odd word line in programmed state; and
defining said second reference current as said second average unit current subtracting a predetermined value.
14. The method of improving memory reading window by trimming reference currents of claim 13, wherein said predetermined value is greater than half of normal distribution range of a current of said unit cell corresponding to said even word line.
15. The method of improving memory reading window by trimming reference currents of claim 9, further comprising:
reading said cell currents of said unit cells;
determining said unit cell as being in erased state if said cell current of said unit cell corresponding to said odd word line is greater than said first reference current; and
determining said unit cell as being in programmed state if said cell current of said unit cell corresponding to said odd word line is less than said first reference current.
16. The method of improving memory reading window by trimming reference currents of claim 9, further comprising:
reading said cell currents of said unit cells;
determining said unit cell as being in erased state if said cell current of said unit cell corresponding to said even word line is greater than said second reference current; and
determining said unit cell as being in programmed state if said cell current of said unit cell corresponding to said even word line is less than said second reference current.
US17/673,829 2022-01-11 2022-02-17 Memory sector with trimmed reference currents and method of improving memory reading window thereof Active 2042-03-27 US11823746B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210027156.3A CN116469434A (en) 2022-01-11 2022-01-11 Memory sector with post-trim reference current and method for improving memory read margin
CN202210027156.3 2022-01-11

Publications (2)

Publication Number Publication Date
US20230223091A1 US20230223091A1 (en) 2023-07-13
US11823746B2 true US11823746B2 (en) 2023-11-21

Family

ID=87069949

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/673,829 Active 2042-03-27 US11823746B2 (en) 2022-01-11 2022-02-17 Memory sector with trimmed reference currents and method of improving memory reading window thereof

Country Status (3)

Country Link
US (1) US11823746B2 (en)
CN (1) CN116469434A (en)
TW (1) TW202329097A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7463516B2 (en) 2003-06-17 2008-12-09 Sandisk Il, Ltd Flash memories with adaptive reference voltages
US8040725B2 (en) 2007-06-28 2011-10-18 Samsung Electronics Co., Ltd. Flash memory device and method for adjusting read voltage of flash memory device
US20220066870A1 (en) * 2020-08-28 2022-03-03 SK Hynix Inc. Memory system and method of operating the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7463516B2 (en) 2003-06-17 2008-12-09 Sandisk Il, Ltd Flash memories with adaptive reference voltages
US8040725B2 (en) 2007-06-28 2011-10-18 Samsung Electronics Co., Ltd. Flash memory device and method for adjusting read voltage of flash memory device
US20220066870A1 (en) * 2020-08-28 2022-03-03 SK Hynix Inc. Memory system and method of operating the same

Also Published As

Publication number Publication date
TW202329097A (en) 2023-07-16
CN116469434A (en) 2023-07-21
US20230223091A1 (en) 2023-07-13

Similar Documents

Publication Publication Date Title
KR102044594B1 (en) Adaptive operation of three dimensional memory
US7859932B2 (en) Data refresh for non-volatile storage
US7038950B1 (en) Multi bit program algorithm
US20140153333A1 (en) Systems and Methods to Avoid False Verify and False Read
US8972675B2 (en) Efficient post write read in three dimensional nonvolatile memory
JP5238741B2 (en) Nonvolatile semiconductor memory device
US20140359398A1 (en) Selection of Data for Redundancy Calculation in Three Dimensional Nonvolatile Memory
US9110829B2 (en) MRAM smart bit write algorithm with error correction parity bits
JP2008047273A (en) Semiconductor storage device and its control method
US20090040841A1 (en) Method of Operating an Integrated Circuit Having at Least One Memory Cell
US8964467B1 (en) Systems and methods for partial page programming of multi level cells
JP2004515024A (en) Method and system for dual bit memory erase verification
KR20060025551A (en) Tracking cells for a memory system
TW200951963A (en) Compensating non-volatile storage using different pass voltages during program-verify and read
CN104769678A (en) Flash memory with data retention partition
WO2013095667A1 (en) Method, apparatus and system for determining access to a memory array
US7457144B2 (en) Memory device and method for verifying information stored in memory cells
US7675767B2 (en) Semiconductor memory device for achieving high reliability without increasing process complexity and cost
US7330374B2 (en) Nonvolatile semiconductor memory device, such as an EEPROM or a flash memory, with reference cells
US11823746B2 (en) Memory sector with trimmed reference currents and method of improving memory reading window thereof
TWI473095B (en) Semiconductor device and control method thereof
JP4532405B2 (en) Nonvolatile semiconductor memory
KR100624921B1 (en) Structure of memory cell array in nonvolatile memory device
CN113077831A (en) Erasing programming method of nonvolatile memory

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HO, MING-SHAN;LIN, YING-TING;LUO, CHUNG-YI;AND OTHERS;REEL/FRAME:059029/0307

Effective date: 20220216

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE