US11515165B2 - Semiconductor device and method - Google Patents
Semiconductor device and method Download PDFInfo
- Publication number
- US11515165B2 US11515165B2 US16/898,655 US202016898655A US11515165B2 US 11515165 B2 US11515165 B2 US 11515165B2 US 202016898655 A US202016898655 A US 202016898655A US 11515165 B2 US11515165 B2 US 11515165B2
- Authority
- US
- United States
- Prior art keywords
- source
- epitaxial source
- cesl
- drain
- drain region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims description 126
- 239000004065 semiconductor Substances 0.000 title claims description 59
- 239000010410 layer Substances 0.000 claims abstract description 211
- 239000011229 interlayer Substances 0.000 claims abstract description 9
- 238000005530 etching Methods 0.000 claims description 88
- 230000008569 process Effects 0.000 claims description 76
- 229910045601 alloy Inorganic materials 0.000 claims description 39
- 239000000956 alloy Substances 0.000 claims description 39
- 238000000151 deposition Methods 0.000 claims description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 21
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 21
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 20
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 20
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 14
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 claims description 12
- YBMDPYAEZDJWNY-UHFFFAOYSA-N 1,2,3,3,4,4,5,5-octafluorocyclopentene Chemical compound FC1=C(F)C(F)(F)C(F)(F)C1(F)F YBMDPYAEZDJWNY-UHFFFAOYSA-N 0.000 claims description 9
- 239000004341 Octafluorocyclobutane Substances 0.000 claims description 9
- BCCOBQSFUDVTJQ-UHFFFAOYSA-N octafluorocyclobutane Chemical compound FC1(F)C(F)(F)C(F)(F)C1(F)F BCCOBQSFUDVTJQ-UHFFFAOYSA-N 0.000 claims description 9
- 235000019407 octafluorocyclobutane Nutrition 0.000 claims description 9
- LGPPATCNSOSOQH-UHFFFAOYSA-N 1,1,2,3,4,4-hexafluorobuta-1,3-diene Chemical compound FC(F)=C(F)C(F)=C(F)F LGPPATCNSOSOQH-UHFFFAOYSA-N 0.000 claims description 8
- 239000011800 void material Substances 0.000 claims description 8
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 7
- 229910021529 ammonia Inorganic materials 0.000 claims description 6
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 claims description 3
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims description 2
- 239000000758 substrate Substances 0.000 abstract description 42
- 229910021332 silicide Inorganic materials 0.000 abstract description 14
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 abstract description 13
- 239000000463 material Substances 0.000 description 64
- 239000003989 dielectric material Substances 0.000 description 44
- 125000006850 spacer group Chemical group 0.000 description 36
- 239000012535 impurity Substances 0.000 description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 229910052751 metal Inorganic materials 0.000 description 16
- 239000002184 metal Substances 0.000 description 16
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- 230000015572 biosynthetic process Effects 0.000 description 15
- 229920002120 photoresistant polymer Polymers 0.000 description 15
- 238000005229 chemical vapour deposition Methods 0.000 description 13
- 238000000206 photolithography Methods 0.000 description 12
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 10
- 239000004020 conductor Substances 0.000 description 10
- 239000007943 implant Substances 0.000 description 10
- -1 silicon nitride Chemical class 0.000 description 9
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 7
- 238000002955 isolation Methods 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- 229910017052 cobalt Inorganic materials 0.000 description 6
- 239000010941 cobalt Substances 0.000 description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 239000005360 phosphosilicate glass Substances 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 5
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 5
- 229910000673 Indium arsenide Inorganic materials 0.000 description 5
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- SCCCLDWUZODEKG-UHFFFAOYSA-N germanide Chemical group [GeH3-] SCCCLDWUZODEKG-UHFFFAOYSA-N 0.000 description 5
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 238000011065 in-situ storage Methods 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- 239000010937 tungsten Substances 0.000 description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- 239000005388 borosilicate glass Substances 0.000 description 4
- 238000005137 deposition process Methods 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 239000012495 reaction gas Substances 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 3
- 229910005540 GaP Inorganic materials 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 3
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 2
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 230000008439 repair process Effects 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- IHGSAQHSAGRWNI-UHFFFAOYSA-N 1-(4-bromophenyl)-2,2,2-trifluoroethanone Chemical compound FC(F)(F)C(=O)C1=CC=C(Br)C=C1 IHGSAQHSAGRWNI-UHFFFAOYSA-N 0.000 description 1
- 229910015900 BF3 Inorganic materials 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910020751 SixGe1-x Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- KYCKJHNVZCVOTJ-UHFFFAOYSA-N [GeH3-].[Si+4].[GeH3-].[GeH3-].[GeH3-] Chemical group [GeH3-].[Si+4].[GeH3-].[GeH3-].[GeH3-] KYCKJHNVZCVOTJ-UHFFFAOYSA-N 0.000 description 1
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- LVQULNGDVIKLPK-UHFFFAOYSA-N aluminium antimonide Chemical compound [Sb]#[Al] LVQULNGDVIKLPK-UHFFFAOYSA-N 0.000 description 1
- MDPILPRLPQYEEN-UHFFFAOYSA-N aluminium arsenide Chemical compound [As]#[Al] MDPILPRLPQYEEN-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- DDHRUTNUHBNAHW-UHFFFAOYSA-N cobalt germanium Chemical compound [Co].[Ge] DDHRUTNUHBNAHW-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000000109 continuous material Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 1
- IWTIUUVUEKAHRM-UHFFFAOYSA-N germanium tin Chemical compound [Ge].[Sn] IWTIUUVUEKAHRM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- GVGCUCJTUSOZKP-UHFFFAOYSA-N nitrogen trifluoride Chemical compound FN(F)F GVGCUCJTUSOZKP-UHFFFAOYSA-N 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000011417 postcuring Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 229910052761 rare earth metal Inorganic materials 0.000 description 1
- 150000002910 rare earth metals Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30608—Anisotropic liquid etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7855—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with at least two independent gates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
- H01L29/41783—Raised source or drain electrodes self aligned with the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as, for example, personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductor layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon.
- FIG. 1 illustrates an example of a FinFET in a three-dimensional view, in accordance with some embodiments.
- FIGS. 2, 3, 4, 5, and 6 are three-dimensional views of intermediate stages in the manufacturing of FinFETs, in accordance with some embodiments.
- FIGS. 7A, 7B, 8A, 8B, 9A, 9B, 10A, 10B, 11A, 11B, 12A, 12B, 12C, 12D, 13A, 13B, 14A, 14B, 15A, and 15B are cross-sectional views of further intermediate stages in the manufacturing of FinFETs, in accordance with some embodiments.
- FIGS. 16A and 16B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- FIGS. 17A and 17B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- FIGS. 18A and 18B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- FIG. 19 is a cross-sectional view of FinFETs, in accordance with some other embodiments.
- FIG. 20 is a cross-sectional view of FinFETs, in accordance with some other embodiments.
- FIGS. 21A and 21B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- a contact etch stop layer is formed before epitaxial source/drain regions of a FinFET are formed.
- the CESL can be deposited before the fins of the FinFET are formed in a fin-last process. Because the epitaxial source/drain regions are formed after the CESL, the CESL thus underlies the faceted surfaces of the epitaxial source/drain regions.
- overlying inter-layer dielectric (ILD) layer(s) may be over-etched to form contact openings without damaging the underlying shallow trench isolation (STI) regions. Over-etching the ILD layers during contact formation helps remove portions of the ILD layers beneath the epitaxial source/drain regions. Removing such portions of the ILD layers allows more surfaces of the epitaxial source/drain regions to be exposed, thereby increasing the surface area available for contacts that will be subsequently formed to the epitaxial source/drain regions.
- ILD inter-layer dielectric
- FIG. 1 illustrates an example of simplified Fin Field-Effect Transistors (FinFETs) in a three-dimensional view, in accordance with some embodiments. Some other features of the FinFETs (discussed below) are omitted for illustration clarity.
- the illustrated FinFETs may be electrically coupled in a manner to operate as, for example, one transistor or multiple transistors, such as four transistors.
- the FinFETs include fins 62 extending from a substrate 50 .
- STI regions 64 are disposed over the substrate 50 , and the fins 62 protrude above and from between neighboring STI regions 64 .
- the STI regions 64 are described/illustrated as being separate from the substrate 50 , as used herein the term “substrate” may be used to refer to just the semiconductor substrate or a semiconductor substrate inclusive of isolation regions.
- the fins 62 are illustrated as being a single, continuous material of the substrate 50 , the fins 62 and/or the substrate 50 may include a single material or a plurality of materials. In this context, the fins 62 refers to the portions extending between the neighboring STI regions 64 .
- Gate structures 90 are over channel regions of the fins 62 .
- the gate structures 90 include gate dielectrics 92 and gate electrodes 94 .
- the gate dielectrics 92 are along sidewalls and over top surfaces of the fins 62
- the gate electrodes 94 are over the gate dielectrics 92 .
- Source/drain regions 84 are disposed in opposite sides of the fins 62 with respect to the gate dielectrics 92 and the gate electrodes 94 .
- Gate spacers 80 separate the source/drain regions 84 from the gate structures 90 . In embodiments where multiple transistors are formed, the source/drain regions 84 may be shared between various transistors.
- neighboring source/drain regions 84 may be electrically coupled, such as through coalescing the source/drain regions 84 by epitaxial growth, or through coupling the source/drain regions 84 with a same source/drain contact.
- One or more inter-layer dielectric (ILD) layer(s) are over the source/drain regions 84 and/or the gate electrodes 94 , through which contacts (discussed further below) to the source/drain regions 84 and the gate electrodes 94 are formed.
- FIG. 1 further illustrates several reference cross-sections.
- Cross-section A-A is along a longitudinal axis of a fin 62 and in a direction of, for example, a current flow between the source/drain regions 84 of a FinFET.
- Cross-section B-B is perpendicular to cross-section A-A and extends through source/drain regions 84 of the FinFETs. Subsequent figures refer to these reference cross-sections for clarity.
- Some embodiments discussed herein are discussed in the context of FinFETs formed using a gate-last process. In other embodiments, a gate-first process may be used. Also, some embodiments contemplate aspects used in planar devices, such as planar FETs.
- FIGS. 2 through 6 are three-dimensional views of intermediate stages in the manufacturing of FinFETs, in accordance with some embodiments.
- FIGS. 2 through 6 show a similar three-dimensional view as FIG. 1 , except three gate structures are shown.
- a substrate 50 is provided.
- the substrate 50 may be a semiconductor substrate, such as a bulk semiconductor, a semiconductor-on-insulator (SOI) substrate, or the like, which may be doped (e.g., with a p-type or an n-type dopant) or undoped.
- the substrate 50 may be a wafer, such as a silicon wafer.
- SOI substrate is a layer of a semiconductor material formed on an insulator layer.
- the insulator layer may be, for example, a buried oxide (BOX) layer, a silicon oxide layer, or the like.
- the insulator layer is provided on a substrate, typically a silicon or glass substrate.
- the semiconductor material of the substrate 50 may include silicon; germanium; a compound semiconductor including silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including silicon-germanium, gallium arsenide phosphide, aluminum indium arsenide, aluminum gallium arsenide, gallium indium arsenide, gallium indium phosphide, and/or gallium indium arsenide phosphide; or combinations thereof.
- the substrate 50 has a region 50 N and a region 50 P.
- the region 50 N can be for forming n-type devices, such as NMOS transistors, e.g., n-type FinFETs.
- the region 50 P can be for forming p-type devices, such as PMOS transistors, e.g., p-type FinFETs.
- the region 50 N may be physically separated from the region 50 P, and any number of device features (e.g., other active devices, doped regions, isolation structures, etc.) may be disposed between the region 50 N and the region 50 P.
- a dielectric layer 52 is then formed on the substrate 50 . As discussed further below, the dielectric layer 52 will be patterned to form STI regions.
- the dielectric layer 52 may be formed of an oxide, such as silicon oxide, a nitride, such as silicon nitride, the like, or a combination thereof, and may be formed by chemical vapor deposition (CVD), high density plasma chemical vapor deposition (HDP-CVD), flowable CVD (FCVD) (e.g., a CVD-based material deposition in a remote plasma system and post curing to convert it to another material, such as an oxide), the like, or a combination thereof.
- CVD chemical vapor deposition
- HDP-CVD high density plasma chemical vapor deposition
- FCVD flowable CVD
- Other insulation materials formed by any acceptable process may be used.
- the dielectric layer 52 is a layer of silicon oxide formed by a FCVD process. Although the dielectric layer 52 is illustrated as a single layer, some embodiments may utilize multiple layers.
- the dielectric layer 52 includes a liner sub-layer and a filler sub-layer.
- the liner sub-layer may first be formed along the top surface of the substrate 50 , and the filler sub-layer may be formed over the liner.
- the liner sub-layer is formed of a nitride, such as silicon nitride, and the filler sub-layer is formed of an oxide, such as silicon oxide.
- a CESL 54 is then formed on the dielectric layer 52 .
- the CESL 54 is formed of a dielectric material having a different etch rate than the material of a subsequently formed ILD layer (discussed further below with respect to FIGS. 12A through 12D ).
- the CESL 54 may be formed of silicon nitride, silicon oxide, silicon oxynitride, or the like, and may be deposited by CVD, atomic layer deposition (ALD), or the like.
- the CESL 54 is formed of silicon nitride.
- a dielectric layer 56 is then formed on the CESL 54 .
- the dielectric layer 56 may be formed of a material selected from the group of candidate materials of the dielectric layer 52 , and may be formed using a method selected from the group of candidate methods for forming the dielectric layer 52 .
- the dielectric layers 52 , 56 may be formed of the same material, or may include different materials.
- the dielectric layer 56 is a layer of silicon oxide formed by a FCVD process.
- One or more anneal process(es) are performed after forming the dielectric layer 52 and/or the dielectric layer 56 .
- a first anneal process is performed after depositing the dielectric layer 52 and a second anneal process is performed after depositing the dielectric layer 56 .
- a single anneal process is performed after depositing both of the dielectric layers 52 , 56 and the CESL 54 , and no anneal processes are performed between the depositing of the dielectric layer 52 and the depositing of the dielectric layer 56 .
- the anneal process(es) densifies the dielectric layers 52 , 56 .
- the dielectric layer 56 can then be planarized.
- a planarization process such as a chemical mechanical polish (CMP), an etchback process, combinations thereof, or the like may be utilized.
- CMP chemical mechanical polish
- the dielectric layers 52 , 56 and the CESL 54 are patterned to form trenches 58 exposing the substrate 50 .
- the trenches 58 can be patterned using acceptable photolithography and etching techniques, such as with one or more etching process(es).
- the etching may be any acceptable etch process, such as a reactive ion etch (RIE) or the like.
- RIE reactive ion etch
- the etch may be anisotropic.
- the etching is performed with a gas that can etch the material of both the dielectric layers 52 , 56 (e.g., silicon oxide) and the material of the CESL 54 (e.g., silicon nitride), such as a fluorine-containing gas, such as tetrafluoromethane (CF 4 ), fluoroform (CHF 3 ), fluoromethane (CH 3 F), octafluorocyclopentene (C 5 F 8 ), octafluorocyclobutane (C 4 F 8 ), combinations thereof, or the like.
- the dielectric layers 52 , 56 and the CESL 54 can each be patterned by a different etch.
- epitaxial structures 60 are formed in the trenches 58 .
- the epitaxial structures 60 are formed of a semiconductor material.
- the semiconductor material of the epitaxial structures 60 may include silicon; germanium; a compound semiconductor including silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including silicon-germanium, gallium arsenide phosphide, aluminum indium arsenide, aluminum gallium arsenide, gallium indium arsenide, gallium indium phosphide, and/or gallium indium arsenide phosphide; or combinations thereof.
- the epitaxial structures 60 may be formed of the same material as the substrate 50 , or may include different materials than the substrate 50 .
- the epitaxial structures 60 are formed by an epitaxial growth process. For example, homoepitaxial structures can be epitaxially grown in the trenches 58 . Additionally, in some embodiments, heteroepitaxial structures can be used for the epitaxial structures 60 .
- the epitaxial structures 60 can be recessed, and a material different from the epitaxial structures 60 may be epitaxially grown over the recessed epitaxial structures 60 .
- the final epitaxial structures 60 comprise the recessed material as well as the epitaxially grown material disposed over the recessed material.
- heteroepitaxial structures can be epitaxially grown in the trenches 58 using a material different from the substrate 50 .
- the epitaxially grown materials may be in situ doped during growth, which may obviate prior and subsequent implantations, although in situ and implantation doping may be used together.
- upper portions of the epitaxial structures 60 may be formed from silicon-germanium (Si x Ge 1-x , where x can be in the range of 0 to 1), silicon carbide, pure or substantially pure germanium, a III-V compound semiconductor, a II-VI compound semiconductor, or the like.
- the available materials for forming a III-V compound semiconductor include, but are not limited to, indium arsenide, aluminum arsenide, gallium arsenide, indium phosphide, gallium nitride, indium gallium arsenide, indium aluminum arsenide, gallium antimonide, aluminum antimonide, aluminum phosphide, gallium phosphide, and the like.
- the dielectric layer 56 is removed.
- the dielectric layer 56 may be removed using an acceptable etching process, such as one that is selective to the material of the dielectric layer 56 (e.g., etches the material of the dielectric layer 56 at a faster rate than the material of the CESL 54 and the epitaxial structures 60 ).
- the etching process used to remove the dielectric layer 56 can be different from (e.g. is performed with different etching parameters, different etchants, and/or a different type of etching than) the etching process used to form the trenches 58 .
- an oxide removal using, for example, dilute hydrofluoric (dHF) acid may be used.
- the CESL 54 stops the oxide removal, thus protecting the dielectric layer 52 .
- the remaining portions of the dielectric layer 52 form STI regions 64
- the epitaxial structures 60 protrude from between neighboring portions of the STI regions 64 and neighboring portions of the CESL 54 to form fins 62 .
- the fins 62 are semiconductor strips.
- the fins may be patterned by any suitable method.
- the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
- a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- the spacers may be used to pattern the trenches 58 , in which the fins 62 are formed.
- appropriate wells may be formed in the fins 62 and/or the substrate 50 .
- a P well may be formed in the region 50 N, and an N well may be formed in the region 50 P.
- a P well or an N well are formed in both the region 50 N and the region 50 P.
- the different implant steps for the region 50 N and the region 50 P may be achieved using a photoresist or other masks.
- a photoresist may be formed over the fins 62 and the STI regions 64 in the region 50 N.
- the photoresist is patterned to expose the region 50 P of the substrate 50 , such as a PMOS region.
- the photoresist can be formed by using a spin-on technique and can be patterned using acceptable photolithography techniques.
- an n-type impurity implant is performed in the region 50 P, and the photoresist may act as a mask to substantially prevent n-type impurities from being implanted into the region 50 N, such as an NMOS region.
- the n-type impurities may be phosphorus, arsenic, antimony, or the like, and can be implanted in the region to a concentration of equal to or less than 10 18 cm ⁇ 3 , such as in the range of about 10 16 cm ⁇ 3 to about 10 18 cm ⁇ 3 .
- the photoresist is removed, such as by an acceptable ashing process.
- a photoresist is formed over the fins 62 and the STI regions 64 in the region 50 P.
- the photoresist is patterned to expose the region 50 N of the substrate 50 , such as the NMOS region.
- the photoresist can be formed by using a spin-on technique and can be patterned using acceptable photolithography techniques.
- a p-type impurity implant may be performed in the region 50 N, and the photoresist may act as a mask to substantially prevent p-type impurities from being implanted into the region 50 P, such as the PMOS region.
- the p-type impurities may be boron, boron fluoride, indium, or the like, and can be implanted in the region to a concentration of equal to or less than 10 18 cm ⁇ 3 , such as in the range of about 10 16 Cm ⁇ 3 to about 10 18 cm ⁇ 3 .
- the photoresist may be removed, such as by an acceptable ashing process.
- an anneal may be performed to repair implant damage and to activate the p-type and/or n-type impurities that were implanted.
- the grown materials of the fins 62 may be in situ doped during growth, which may obviate the implantations, although in situ and implantation doping may be used together.
- dummy dielectrics 70 are formed over the fins 62 and dummy gates 72 are formed over the dummy dielectrics 70 .
- the dummy dielectrics 70 and dummy gates 72 may be collectively referred to as “dummy gate stacks,” with each dummy gate stack including a dummy dielectric 70 and a dummy gate 72 .
- the dummy gate stacks extend along sidewalls of the fins 62 .
- the dummy dielectrics 70 may contact the CESL 54 , including portions 54 A of the CESL 54 between individual fins 62 , and portions 54 B of the CESL 54 between groups of the fins 62 .
- a dummy dielectric layer is formed on the fins 62 .
- the dummy dielectric layer may be, for example, silicon oxide, silicon nitride, a combination thereof, or the like, and may be deposited or thermally grown according to acceptable techniques.
- a dummy gate layer is formed over the dummy dielectric layer, and a mask layer is formed over the dummy gate layer.
- the dummy gate layer may be deposited over the dummy dielectric layer and then planarized, such as by a CMP.
- the mask layer may be deposited over the dummy gate layer.
- the dummy gate layer may be a conductive or non-conductive material and may be selected from a group including amorphous silicon, polycrystalline-silicon (polysilicon), poly-crystalline silicon germanium (poly-SiGe), metallic nitrides, metallic silicides, metallic oxides, and metals.
- the dummy gate layer may be deposited by physical vapor deposition (PVD), CVD, sputter deposition, or other techniques known and used in the art for depositing the selected material.
- the dummy gate layer may be made of other materials that have a high etching selectivity from the etching of the CESL 54 .
- the mask layer may include, for example, silicon nitride, silicon oxynitride, or the like.
- a single dummy gate layer and a single mask layer are formed across the region 50 N and the region 50 P.
- the mask layer is then patterned using acceptable photolithography and etching techniques to form masks 74 .
- the pattern of the masks 74 is then transferred to the dummy gate layer by an acceptable etching technique to form the dummy gates 72 .
- the pattern of the masks 74 may optionally be further transferred to the dummy dielectric layer to form the dummy dielectrics 70 .
- the dummy gates 72 cover respective channel regions 66 of the fins 62 .
- the pattern of the masks 74 may be used to physically separate each of the dummy gates 72 from adjacent dummy gates.
- the dummy gates 72 may also have a lengthwise direction substantially perpendicular (within process limitations) to the lengthwise direction of respective fins 62 .
- the dummy dielectrics 70 are shown covering the CESL 54 , it should be appreciate that the dummy dielectrics 70 can be formed in other manners. In some embodiments, such as when the dummy dielectric layer is thermally grown, the dummy dielectrics 70 are formed to only cover the fins 62 .
- FIGS. 7A through 15B are cross-sectional views of further intermediate stages in the manufacturing of FinFETs, in accordance with some embodiments.
- FIGS. 7A, 9A, 10A, 11A, 12A, 13A, 14A, and 15A are cross-sectional views illustrated along reference cross-section A-A in FIG. 1 , except three gate structures are shown.
- FIGS. 7B, 9B, 10B, 11B, 12B, 12C, 12D, 13B, 14B, and 15B are cross-sectional views illustrated along reference cross-section B-B in FIG. 1 , except only two fins are shown.
- FIGS. 7A through 15B illustrate features in either of the region 50 N and the region 50 P.
- the structures illustrated in FIGS. 7A through 15B may be applicable to both the region 50 N and the region 50 P. Differences (if any) in the structures of the region 50 N and the region 50 P are described herein.
- gate spacers 80 are formed on exposed surfaces of the dummy gates 72 , the masks 74 , and/or the fins 62 .
- the gate spacers 80 may be formed by forming an insulating material and subsequently etching the insulating material.
- the insulating material of the gate spacers 80 may be silicon nitride, silicon carbonitride, silicon oxycarbonitride, a combination thereof, or the like, and may be formed by thermal oxidation, deposition, a combination thereof, or the like.
- the gate spacers 80 are formed from a multi-layered insulating material, and include multiple layers.
- the gate spacers 80 may include multiple layers of silicon carbonitride, may include multiple layers of silicon oxycarbonitride, or may include a layer of silicon oxide disposed between two layers of silicon nitride.
- the etching of the gate spacers 80 can be anisotropic, and is selective to the material of the gate spacer 80 (e.g., etches the material of the gate spacers 80 at a faster rate than the material of the CESL 54 ). After etching, the gate spacers 80 can have straight sidewalls or curved sidewalls.
- LDD lightly doped source/drain
- a mask such as a photoresist, may be formed over the region 50 N, while exposing the region 50 P, and appropriate type (e.g., p-type) impurities may be implanted into the exposed fins 62 in the region 50 P. The mask may then be removed.
- a mask such as a photoresist, may be formed over the region 50 P while exposing the region 50 N, and appropriate type impurities (e.g., n-type) may be implanted into the exposed fins 62 in the region 50 N.
- appropriate type impurities e.g., n-type
- the n-type impurities may be any of the n-type impurities previously discussed
- the p-type impurities may be any of the p-type impurities previously discussed.
- the lightly doped source/drain regions may have a concentration of impurities of from about 10 15 cm ⁇ 3 to about 10 19 cm ⁇ 3 .
- An anneal may be used to repair implant damage and to activate the implanted impurities.
- Source/drain recesses 82 are then formed in the fins 62 .
- the source/drain recesses 82 can be formed using acceptable photolithography and etching techniques.
- the source/drain recesses 82 can extend into portions of the fins 62 beneath the top surfaces of the CESL 54 and optionally beneath the top surfaces of the STI regions 64 . As such, the source/drain recesses 82 extend through the CESL 54 . Sidewalls of the CESL 54 and the STI regions 64 are thus exposed by the source/drain recesses 82 .
- epitaxial source/drain regions 84 are formed in the source/drain recesses 82 .
- the epitaxial source/drain regions 84 are thus formed in the fins 62 such that each of the dummy gates 72 are disposed between respective neighboring pairs of the epitaxial source/drain regions 84 .
- the epitaxial source/drain regions 84 thus extend through the CESL 54 and may extend into portions of the fins 62 beneath the top surfaces of the STI regions 64 .
- the gate spacers 80 are used to separate the epitaxial source/drain regions 84 from the dummy gates 72 by an appropriate lateral distance so that the epitaxial source/drain regions 84 do not short out subsequently formed gates of the resulting FinFETs.
- the epitaxial source/drain regions 84 can exert stress in the channel regions 66 of the fins 62 , thereby improving performance.
- the epitaxial source/drain regions 84 in the region 50 N may be formed by masking the region 50 P, e.g., the PMOS region. Then, the epitaxial source/drain regions 84 in the region 50 N are epitaxially grown in the source/drain recesses 82 in the region 50 N.
- the epitaxial source/drain regions 84 may include any acceptable material, such as appropriate for n-type FinFETs.
- the epitaxial source/drain regions 84 in the region 50 N may include materials exerting a tensile strain in the channel region 66 , such as silicon, silicon carbide, phosphorous doped silicon carbide, silicon phosphide, or the like.
- the epitaxial source/drain regions 84 in the region 50 N may have surfaces raised from respective surfaces of the fins 62 and may have facets.
- the epitaxial source/drain regions 84 in the region 50 P may be formed by masking the region 50 N, e.g., the NMOS region. Then, the epitaxial source/drain regions 84 in the region 50 P are epitaxially grown in the source/drain recesses 82 in the region 50 P.
- the epitaxial source/drain regions 84 may include any acceptable material, such as appropriate for p-type FinFETs.
- the epitaxial source/drain regions 84 in the region 50 P may comprise materials exerting a compressive strain in the channel region 66 , such as silicon-germanium, boron doped silicon-germanium, germanium, germanium tin, or the like.
- the epitaxial source/drain regions 84 in the region 50 P may also have surfaces raised from respective surfaces of the fins 62 and may have facets.
- the epitaxial source/drain regions 84 and/or the fins 62 may be implanted with dopants to form source/drain regions, similar to the process previously discussed for forming lightly-doped source/drain regions, followed by an anneal.
- the source/drain regions may have an impurity concentration in the range of about 10 19 cm ⁇ 3 to about 10 21 cm ⁇ 3 .
- the n-type and/or p-type impurities for source/drain regions may be any of the impurities previously discussed.
- the epitaxial source/drain regions 84 may be in situ doped during growth.
- upper surfaces of the epitaxial source/drain regions 84 have facets 84 S U , 84 S L which are raised (e.g., expand laterally outward) beyond sidewalls of the fins 62 . Because the epitaxial source/drain regions 84 are formed after the CESL 54 , the CESL 54 thus underlies the raised portions of the epitaxial source/drain regions 84 , and does not extend along the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 .
- the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 are free from the CESL 54 .
- the facets 84 S U , 84 S L cause adjacent epitaxial source/drain regions 84 of a same FinFET to merge as illustrated.
- merged epitaxial source/drain regions 84 may be formed when one transistor is formed from multiple fins 62 .
- the portions 54 B of the CESL 54 are disposed between the fins 62 of a transistor, and the epitaxial source/drain regions 84 overly the portions 54 B of the CESL 54 .
- adjacent epitaxial source/drain regions 84 remain separated after the epitaxy process is completed.
- unmerged epitaxial source/drain regions 84 may be formed when one transistor is formed from a single fin 62 .
- the spacer etch used to form the gate spacers 80 is used to remove the spacer material to allow the epitaxial source/drain regions 84 to extend to the top surface of the CESL 54 .
- the gate spacers 80 are formed covering a portion of the sidewalls of the fins 62 that extend above the CESL 54 , thereby blocking the epitaxial growth.
- the above disclosure generally describes a process of forming spacers, LDD regions, and source/drain regions. Other processes and sequences may be used. For example, fewer or additional spacers may be utilized, different sequence of steps may be utilized, spacers may be formed and removed, and/or the like.
- the gate spacers 80 are formed after the epitaxial source/drain regions 84 .
- the n-type and p-type devices may be formed using a different structures and steps.
- dummy spacers can be formed in the region 50 N, and the source/drain recesses 82 in the region 50 N can be formed through the dummy spacers and the CESL 54 .
- the epitaxial source/drain regions 84 in the region 50 N are then grown in the source/drain recesses 82 .
- the dummy spacers in the region 50 N can then be removed.
- Dummy spacers can then be formed in the region 50 P, and the source/drain recesses 82 in the region 50 P can be formed through the dummy spacers and the CESL 54 .
- the epitaxial source/drain regions 84 in the region 50 P are then grown in the source/drain recesses 82 .
- the dummy spacers in the region 50 P can then be removed.
- the gate spacers 80 can be formed after the epitaxial source/drain regions 84 have been formed in both the region 50 N and the region 50 P.
- a first ILD layer 86 is then deposited over the epitaxial source/drain regions 84 , the gate spacers 80 , the masks 74 (if present) or the dummy gates 72 , and the STI regions 64 .
- the first ILD layer 86 is formed of a dielectric material having a different etch rate than the material of the CESL 54 , and may be deposited by any suitable method, such as CVD, plasma-enhanced CVD (PECVD), or FCVD.
- Dielectric materials may include oxides such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), undoped Silicate Glass (USG), or the like; nitrides such as silicon nitride; or the like. Other insulation materials formed by any acceptable process may be used.
- the first ILD layer 86 can be planarized, such as by a CMP.
- the first ILD layer 86 physically contacts the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 , with no etch stop layers disposed between the first ILD layer 86 and the epitaxial source/drain regions 84 . Further, the first ILD layer 86 physically contacts the portions 54 A of the CESL 54 , and can also be formed beneath the epitaxial source/drain regions 84 to physically contact the portions 54 B of the CESL 54 .
- a planarization process such as a CMP may be performed to level the top surface of the first ILD layer 86 with the top surfaces of the masks 74 (if present) or the dummy gates 72 .
- the planarization process can remove the masks 74 on the dummy gates 72 and portions of the gate spacers 80 along sidewalls of the masks 74 .
- top surfaces of the dummy gates 72 , the gate spacers 80 , and the first ILD layer 86 are coplanar. Accordingly, the top surfaces of the dummy gates 72 are exposed through the first ILD layer 86 .
- the masks 74 may remain, in which case the planarization process levels the top surface of the first ILD layer 86 with the top surfaces of the masks 74 .
- the dummy gates 72 and optionally the dummy dielectrics 70 are removed and are replaced with gate structures 90 .
- the gate structures 90 include gate dielectrics 92 and gate electrodes 94 .
- the dummy gates 72 and the masks 74 are removed in one or more etching step(s), so that recesses are formed. Portions of the dummy dielectrics 70 in the recesses may also be removed. In some embodiments, only the dummy gates 72 are removed and the dummy dielectrics 70 remain and are exposed by the recesses.
- the dummy dielectrics 70 are removed from recesses in a first region of a die (e.g., a core logic region) and remain in recesses in a second region of the die (e.g., an input/output region).
- the dummy gates 72 are removed by an anisotropic dry etch process.
- the etching process may include a dry etch process using reaction gas(es) that selectively etch the dummy gates 72 without etching the first ILD layer 86 or the gate spacers 80 .
- Each recess exposes and/or overlies a channel region 66 of a respective fin 62 .
- Each channel region 66 is disposed between neighboring pairs of the epitaxial source/drain regions 84 .
- the dummy dielectrics 70 may be used as etch stop layers when the dummy gates 72 are etched.
- the dummy dielectrics 70 may then be optionally removed after the removal of the dummy gates 72 .
- the gate dielectrics 92 are deposited conformally in the recesses, such as on the top surfaces and the sidewalls of the fins 62 and on sidewalls of the gate spacers 80 .
- the gate dielectrics 92 may also be formed on top surface of the first ILD layer 86 .
- the gate dielectrics 92 comprise silicon oxide, silicon nitride, or multilayers thereof.
- the gate dielectrics 92 include a high-k dielectric material, and in these embodiments, the gate dielectrics 92 may have a k value greater than about 7.0, and may include a metal oxide or a silicate of hafnium, aluminum, zirconium, lanthanum, manganese, barium, titanium, lead, and combinations thereof.
- the formation methods of the gate dielectrics 92 may include molecular-beam deposition (MBD), atomic layer deposition (ALD), PECVD, and the like.
- the gate dielectrics 92 include a material of the dummy dielectrics 70 (e.g., silicon oxide).
- the gate electrodes 94 are deposited over the gate dielectrics 92 , respectively, and fill the remaining portions of the recesses.
- the gate electrodes 94 may include a metal-containing material such as titanium nitride, titanium oxide, tantalum nitride, tantalum carbide, cobalt, ruthenium, aluminum, tungsten, combinations thereof, or multi-layers thereof.
- each gate electrode 94 may comprise any number of liner layers, any number of work function tuning layers, and a fill material.
- a planarization process such as a CMP, may be performed to remove the excess portions of the gate dielectrics 92 and the material of the gate electrodes 94 , which excess portions are over the top surface of the first ILD layer 86 .
- the remaining portions of material of the gate electrodes 94 and the gate dielectrics 92 form the gate structures 90 of the resulting FinFETs.
- the gate structures 90 may be also referred to as “gate stacks” or “metal gates.”
- the gate structures 90 may extend along sidewalls of the channel regions 66 of the fins 62 .
- the formation of the gate structures 90 in the region 50 N and the region 50 P may occur simultaneously such that the gate dielectrics 92 in each region are formed from the same materials and the gate electrodes 94 in each region are formed from the same materials.
- the gate structures 90 in each region may be formed by distinct processes, such that the gate dielectrics 92 in each region may be different materials and/or the gate electrodes 94 in each region may be different materials.
- Various masking steps may be used to mask and expose appropriate regions when using distinct processes.
- a second ILD layer 100 is deposited over the first ILD layer 86 .
- the second ILD layer 100 may be formed of a dielectric material, and may be deposited by any suitable method, such as CVD, plasma-enhanced CVD (PECVD), or FCVD.
- Dielectric materials may include oxides such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), undoped Silicate Glass (USG), or the like; nitrides such as silicon nitride; or the like.
- the second ILD layer 100 can be planarized, such as by a CMP.
- an etch stop layer is formed between the first ILD layer 86 and the second ILD layer 100 .
- the etch stop layer may comprise a dielectric material, such as silicon nitride, silicon oxide, silicon oxynitride, or the like, having a different etch rate than the material of the second ILD layer 100 .
- gate masks can be formed over the gate dielectrics 92 and gate electrodes 94 , which may protect the gate dielectrics 92 and gate electrodes 94 during contact formation.
- source/drain contact openings 102 are formed through the ILD layers 86 , 100 .
- the source/drain contact openings 102 may be formed using acceptable photolithography and etching techniques. The etching is selective to the material of the ILD layers 86 , 100 (e.g., etches the material of the ILD layers 86 , 100 at a faster rate than the material of the CESL 54 ).
- the CESL 54 stops the etching of the source/drain contact openings 102 .
- the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 can be exposed by aggressively etching (e.g., over-etching) the ILD layers 86 , 100 , without damaging the STI regions 64 .
- the first ILD layer 86 can be etched until the source/drain contact openings 102 extend completely through the first ILD layer 86 and expose the CESL 54 and all of the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 above the CESL 54 . Exposing all of the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 increases the surface area available for contacts that will be subsequently formed to the epitaxial source/drain regions 84 .
- the etching process for forming the source/drain contact openings 102 may include a wet etch, a dry etch, or combinations thereof. Specifically, the etching process includes multiple etching steps, at least one of which has a greater degree of isotropy than the others.
- the etching process for forming the source/drain contact openings 102 can include a first etch followed by a second etch, where the second etch has a greater degree of isotropy than the first etch, and where both etches are selective to the material of the ILD layers 86 , 100 .
- FIGS. 12C and 12D are cross-sectional views of intermediate stages in the etching of the source/drain contact openings 102 , in accordance with some embodiments.
- FIGS. 12C and 12D show a similar cross-section as FIG. 12B .
- the anisotropic etch is performed to initially form the source/drain contact openings 102 through the ILD layers 86 , 100 and expose the CESL 54 and the upper facets 84 S U of the epitaxial source/drain regions 84 .
- the anisotropic etch removes some of the first ILD layer 86 on the CESL 54 .
- Some portions 86 R, 86 B of the first ILD layer 86 remain covering portions of the CESL 54 and the lower facets 84 S L of the epitaxial source/drain regions 84 after the anisotropic etch.
- the isotropic etch is then performed to expand the source/drain contact openings 102 and remove the portions 86 R, 86 B of the first ILD layer 86 beneath the epitaxial source/drain regions 84 , thus exposing more of the CESL 54 and the lower facets 84 S L of the epitaxial source/drain regions 84 .
- the portions 54 B of the CESL 54 are thus exposed.
- the ILD layers 86 , 100 are over-etched. Over-etching can be accomplished by continuously performing the isotropic etch for a long duration (discussed further below).
- Etching for a long duration helps expose all of the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 above the CESL 54 . Further, over-etching can widen the source/drain contact openings 102 .
- the widths of the source/drain contact openings 102 can be increased by a distance D 2 , which can be from about 5% to about 50% of the original widths of the source/drain contact openings 102 . In some embodiments, the distance D 2 can be from about 1 nm to about 6 nm. Widening the source/drain contact openings 102 can help avoid the formation of seams or voids in the subsequently formed contacts by avoiding pinch-off effects.
- over-etching can change the profile shape of the source/drain contact openings 102 .
- the sidewalls of the source/drain contact openings 102 can become slanted or more slanted by over-etching.
- the sidewalls of the source/drain contact openings 102 each form a first angle with a plane parallel to the major surface of the substrate 50 before etching
- the sidewalls of the source/drain contact openings 102 each form a second angle with the plane parallel to the major surface of the substrate 50 after etching, with the first angle being different from the second angle.
- the portions 86 R, 86 B of the first ILD layer 86 may remain beneath the epitaxial source/drain regions 84 .
- trace amounts of the material of the first ILD layer 86 may remain beneath the epitaxial source/drain regions 84 after the etching.
- the quantity of exposed facets 84 SU, 84 SL of the epitaxial source/drain regions 84 may still be increased, thus increasing the surface area available for the subsequently formed contacts.
- the ILD layers 86 , 100 are formed of an oxide, (e.g., silicon oxide) and the CESL 54 is formed of a nitride (e.g., silicon nitride)
- selective anisotropic etching of the ILD layers 86 , 100 can be performed by a dry etch, such as a reactive ion etch (RIE), and selective isotropic etching of the ILD layers 86 , 100 can be performed by a wet etch, such as an oxide etch.
- RIE reactive ion etch
- the dry etch can be performed using one or more reaction gas(es) such as tetrafluoromethane (CF 4 ), hexafluoro-1,3-butadiene (C 4 F 6 ), octafluorocyclobutane (C 4 F 8 ), octafluorocyclopentene (C 5 F 8 ), the like, or combinations thereof, while generating a plasma with H 2 , O 2 , CO 2 , CO, or the like.
- the plasma be generated with an inductively coupled plasma (ICP) generator, a capacitively coupled plasma (CCP) generator, a remote plasma generator, or the like.
- ICP inductively coupled plasma
- CCP capacitively coupled plasma
- remote plasma generator or the like.
- a bias voltage can be applied between the plasma generator and the chuck supporting the substrate 50 to bombard the ILD layers 86 , 100 with ions.
- the wet etch can be performed using dilute hydrofluoric (dHF) acid, or a chemical oxide etch such as CERTAS (hydrogen fluoride (HF) and ammonia (NH 3 )), SiCONi (nitrogen trifluoride (NF 3 ) and ammonia (NH 3 )), or the like.
- dHF dilute hydrofluoric
- CERTAS hydrogen fluoride
- NH 3 ammonia
- SiCONi nitrogen trifluoride
- NH 3 ammonia
- the ILD layers 86 , 100 are over-etched. Over-etching can be accomplished by continuously performing the wet etch for a long duration, such as a duration in the range of about 5 seconds to about 60 seconds.
- the ILD layers 86 , 100 are formed of an oxide, (e.g., silicon oxide) and the CESL 54 is formed of a nitride (e.g., silicon nitride)
- selective anisotropic etching of the ILD layers 86 , 100 can be performed by a first dry etch, such as a reactive ion etch (RIE), and selective isotropic etching of the ILD layers 86 , 100 can also be performed by a second dry etch, such as a reactive ion etch (RIE).
- RIE reactive ion etch
- the first dry etch can be performed using one or more reaction gas(es) such as tetrafluoromethane (CF 4 ), hexafluoro-1,3-butadiene (C 4 F 6 ), octafluorocyclobutane (C 4 F 8 ), octafluorocyclopentene (C 5 F 8 ), the like, or combinations thereof, while generating a plasma with H 2 , O 2 , CO 2 , CO, or the like.
- the plasma be generated with an inductively coupled plasma (ICP) generator, a capacitively coupled plasma (CCP) generator, a remote plasma generator, or the like.
- ICP inductively coupled plasma
- CCP capacitively coupled plasma
- remote plasma generator or the like.
- a bias voltage can be applied between the plasma generator and the chuck supporting the substrate 50 to bombard the ILD layers 86 , 100 with ions.
- the second dry etch can be performed using similar reaction gas(es) and with a similar plasma generation as the first dry etch, but can be performed at a greater pressure and/or with a lower bias voltage than the first dry etch.
- the pressure during the second dry etch can be from about 200% to about 30000% greater than the pressure during the first dry etch
- the bias voltage during the second dry etch can be from about 2% to about 50% less than the bias voltage during the first dry etch.
- the first dry etch can be performed at a pressure in the range of about 3 mTorr to about 30 mTorr and with an applied bias voltages in the range of about 100 volts to about 500 volts
- the second dry etch can be performed at a pressure in the range of about 60 mTorr to about 900 mTorr and with an applied bias voltages in the range of about 10 volts to about 50 volts.
- Performing the second dry etch at a greater pressure and/or with a lower bias voltage than the first dry etch allows the second dry etch to have a greater degree of isotropy than the first dry etch.
- the ILD layers 86 , 100 are over-etched. Over-etching can be accomplished by continuously performing the second dry etch for a long duration, such as a duration in the range of about 5 seconds to about 60 seconds.
- the etched portions of the epitaxial source/drain regions 84 can have reduced heights.
- the heights of the epitaxial source/drain regions 84 can be reduced by one or more of the etching processes used to form the source/drain contact openings 102 .
- the heights of the epitaxial source/drain regions 84 can be reduced by a distance D 1 , which can be from about 2% to about 20% of the original heights of the epitaxial source/drain regions 84 .
- the distance D 1 can be from about 1 nm to about 10 nm.
- metal-semiconductor alloy regions 106 are formed in the source/drain contact openings 102 , such as on portions of the epitaxial source/drain regions 84 exposed by the source/drain contact openings 102 .
- the metal-semiconductor alloy regions 106 can be silicide regions formed of a metal silicide (e.g., titanium silicide, cobalt silicide, nickel silicide, etc.), germanide regions formed of a metal germanide (e.g. titanium germanide, cobalt germanide, nickel germanide, etc.), silicon-germanide regions formed of both a metal silicide and a metal germanide, or the like.
- the metal-semiconductor alloy regions 106 can be formed by depositing a metal in the source/drain contact openings 102 and then performing a thermal anneal process.
- the metal can be any metal capable of reacting with the semiconductor materials (e.g., silicon, silicon germanium, germanium, etc.) of the epitaxial source/drain regions 84 to form a low-resistance metal-semiconductor alloy, such as nickel, cobalt, titanium, tantalum, platinum, tungsten, other noble metals, other refractory metals, rare earth metals or their alloys.
- the metal can be deposited by a deposition process such as ALD, CVD, PVD, or the like.
- the metal-semiconductor alloy regions 106 are silicide regions formed of titanium-silicon.
- a cleaning process such as a wet clean, may be performed to remove any residual metal from the source/drain contact openings 102 .
- the metal for the metal-semiconductor alloy regions 106 is deposited by a line-of-sight deposition process, such as PVD, and thus the metal-semiconductor alloy regions 106 are formed on the upper facets 84 S U (see FIG. 12B ) of the epitaxial source/drain regions 84 , with the lower facets 84 S L of the epitaxial source/drain regions 84 being free from the metal-semiconductor alloy regions 106 .
- a line-of-sight deposition process such as PVD
- the metal for the metal-semiconductor alloy regions 106 is deposited by a blanket deposition process, such as CVD or ALD, and thus the metal-semiconductor alloy regions 106 are formed on the upper facets 84 S U and the lower facets 84 S L of the epitaxial source/drain regions 84 .
- the metal-semiconductor alloy regions 106 are physically and electrically coupled to the epitaxial source/drain regions 84 .
- source/drain contacts 110 are formed in the source/drain contact openings 102 .
- a liner such as a diffusion barrier layer, an adhesion layer, or the like, and a conductive material are formed in the source/drain contact openings 102 , on the metal-semiconductor alloy regions 106 .
- the liner may include titanium, titanium nitride, tantalum, tantalum nitride, or the like.
- the conductive material may be copper, a copper alloy, silver, gold, tungsten, cobalt, aluminum, nickel, or the like.
- a planarization process such as a CMP, may be performed to remove excess material from a surface of the second ILD layer 100 .
- the remaining liner and conductive material form the source/drain contacts 110 in the source/drain contact openings 102 .
- the source/drain contacts 110 are physically and electrically coupled to the metal-semiconductor alloy regions 106 , and thus are connected to the epitaxial source/drain regions 84 .
- the source/drain contacts 110 extend through the ILD layers 86 , 100 .
- the source/drain contacts 110 can fill the portions of the source/drain contact openings 102 unoccupied by the metal-semiconductor alloy regions 106 .
- the source/drain contacts 110 extend along and contact the lower facets 84 S L of the epitaxial source/drain regions 84 , such as a subset of the lower facets 84 S L exposed by the source/drain contact openings 102 . In embodiments where the metal-semiconductor alloy regions 106 are only formed on the upper facets 84 S U (see FIG.
- the source/drain contacts 110 contact the lower facets 84 S L of the epitaxial source/drain regions 84 .
- the source/drain contacts 110 and the first ILD layer 86 also contact the portions 54 A of the CESL 54 , but not the portions 54 B of the CESL 54 . Because the CESL 54 underlies the raised portions of the epitaxial source/drain regions 84 , all of the interfaces of the CESL 54 and the source/drain contacts 110 are planar to a major surface of the substrate 50 , and the CESL 54 does not extend along the facets 84 S U , 84 S L of the epitaxial source/drain regions 84 .
- the voids 104 may not be filled by the metal-semiconductor alloy regions 106 and/or the source/drain contacts 110 , and only portions 54 B of the CESL 54 are in the voids 104 .
- the voids 104 expose surfaces of the CESL 54 and the epitaxial source/drain regions 84 , but do not expose surfaces of the metal-semiconductor alloy regions 106 or the source/drain contacts 110 .
- gate contacts 112 are formed through the second ILD layer 100 . Openings for the gate contacts 112 are formed through the second ILD layer 100 .
- the openings may be formed using acceptable photolithography and etching techniques.
- a liner such as a diffusion barrier layer, an adhesion layer, or the like, and a conductive material are formed in the openings.
- the liner may include titanium, titanium nitride, tantalum, tantalum nitride, or the like.
- the conductive material may be copper, a copper alloy, silver, gold, tungsten, cobalt, aluminum, nickel, or the like.
- a planarization process such as a CMP, may be performed to remove excess material from a surface of the second ILD layer 100 .
- the remaining liner and conductive material form the gate contacts 112 in the openings.
- the gate contacts 112 are physically and electrically coupled to, and thus are connected to the gate electrodes 94 .
- the gate contacts 112 can penetrate through gate masks (if present) over the gate electrodes 94 . After formation, top surfaces of the second ILD layer 100 , the source/drain contacts 110 , and the gate contacts 112 are coplanar.
- the source/drain contacts 110 and the gate contacts 112 may be formed in different processes, or may be formed in the same process.
- the gate contacts 112 are formed simultaneously with the source/drain contacts 110 , e.g., the openings for the gate contacts 112 are formed concurrently with the openings for the source/drain contacts 110 .
- the source/drain contacts 110 and the gate contacts 112 are illustrated in a same cross-section, each of the source/drain contacts 110 and the gate contacts 112 may be formed in different cross-sections, which may avoid shorting of the contacts.
- FIGS. 16A and 16B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- This embodiment is similar to the embodiment described with respect to FIGS. 15A and 15B , except the source/drain contacts 110 include separate lower source/drain contacts 110 A and upper source/drain contacts 110 B.
- the lower source/drain contacts 110 A extend through the first ILD layer 86 and the upper source/drain contacts 110 B extend through the second ILD layer 100 .
- the lower source/drain contacts 110 A are thus disposed between the upper source/drain contacts 110 B and the metal-semiconductor alloy regions 106 .
- openings for the lower source/drain contacts 110 A can be formed through the first ILD layer 86 .
- the openings may be formed using similar processes as those discussed with respect to FIGS. 12A through 12D .
- the metal-semiconductor alloy regions 106 and the lower source/drain contacts 110 A are then formed in the openings using a similar process as that discussed with respect to FIGS. 13A through 14B .
- top surfaces of the gate spacers 80 , the first ILD layer 86 , the gate electrodes 94 , and the lower source/drain contacts 110 A are coplanar.
- openings for the upper source/drain contacts 110 B are formed through the second ILD layer 100 .
- the openings may be formed using acceptable photolithography and etching techniques.
- a liner such as a diffusion barrier layer, an adhesion layer, or the like, and a conductive material are formed in the openings.
- the liner may include titanium, titanium nitride, tantalum, tantalum nitride, or the like.
- the conductive material may be copper, a copper alloy, silver, gold, tungsten, cobalt, aluminum, nickel, or the like.
- a planarization process such as a CMP, may be performed to remove excess material from a surface of the second ILD layer 100 .
- the remaining liner and conductive material form the upper source/drain contacts 110 B in the openings.
- the upper source/drain contacts 110 B are connected to the lower source/drain contacts 110 A, and the lower source/drain contacts 110 A are connected to the epitaxial source/drain regions 84 .
- the upper source/drain contacts 110 B and the gate contacts 112 may be formed in different processes, or may be formed in the same process. After formation, the top surfaces of the second ILD layer 100 , the upper source/drain contacts 110 B, and the gate contacts 112 are coplanar.
- source/drain contacts in a first region of a die can be continuous conductive features that extend through multiple ILD layers (as shown in FIGS. 15A and 15B ), while source/drain contacts in a second region of the die (e.g., a core logic region) can have separate upper and lower conductive features in respective ILD layers (as shown in FIGS. 16A and 16B ).
- FIGS. 17A and 17B are cross-sectional views of FinFETs, in accordance with some other embodiments. This embodiment is similar to the embodiment described with respect to FIGS. 15A and 15B , except adjacent epitaxial source/drain regions 84 remain separated after they are epitaxially grown. In this embodiment, a same source/drain contact 110 is used to connect the adjacent epitaxial source/drain regions 84 .
- FIGS. 18A and 18B are cross-sectional views of FinFETs, in accordance with some other embodiments. This embodiment is similar to the embodiment described with respect to FIGS. 17A and 17B , except adjacent epitaxial source/drain regions 84 remain separated and are not connected by a same source/drain contact. Rather, each respective epitaxial source/drain regions 84 is connected to a respective source/drain contact 110 .
- FIG. 19 is a cross-sectional view of FinFETs, in accordance with some other embodiments. This embodiment is similar to the embodiment described with respect to FIG. 18B , except multiple shapes of source/drain contacts 110 are used.
- a first source/drain contact 110 C can contact some, but not all of the lower facets 84 S L of the epitaxial source/drain regions 84 , with the other lower facets 84 S L of the epitaxial source/drain regions 84 contacting the first ILD layer 86 .
- a second source/drain contact 110 D can contact none of the lower facets 84 S L of the epitaxial source/drain regions 84 .
- FIG. 19 may be indicative of embodiments where some material of the first ILD layer 86 remains beneath the epitaxial source/drain regions 84 , but the quantity of exposed facets 84 S U , 84 S L is nevertheless increased.
- FIG. 20 is a cross-sectional view of FinFETs, in accordance with some other embodiments. This embodiment is similar to the embodiment described with respect to FIG. 15B , except a same source/drain contact 110 is used to connect multiple merged epitaxial source/drain regions 84 . Further, the source/drain contact 110 can contact some, but not all of the lower facets 84 S L of the epitaxial source/drain regions 84 , with the other lower facets 84 S L of the epitaxial source/drain regions 84 contacting the first ILD layer 86 . FIG. 20 may be indicative of embodiments where some material of the first ILD layer 86 remains beneath the epitaxial source/drain regions 84 , but the quantity of exposed facets 84 S U , 84 S L is nevertheless increased.
- FIGS. 21A and 21B are cross-sectional views of FinFETs, in accordance with some other embodiments.
- This embodiment is similar to the embodiment described with respect to FIGS. 15A and 15B , except the metal-semiconductor alloy regions 106 are formed on the upper facets 84 S U and the lower facets 84 S L of the epitaxial source/drain regions 84 .
- the metal for the metal-semiconductor alloy regions 106 is deposited by a blanket deposition process, such as CVD or ALD.
- the metal-semiconductor alloy regions 106 have a uniform thickness.
- the portions of the metal-semiconductor alloy regions 106 on the upper facets 84 S U are thicker than the portions of the metal-semiconductor alloy regions 106 on the lower facets 84 S L .
- the voids 104 may (or may not) be partially filled by the metal-semiconductor alloy regions 106 .
- the portions of the metal-semiconductor alloy regions 106 in the voids 104 can also be thinner than the portions of the metal-semiconductor alloy regions 106 on the upper facets 84 S U .
- Embodiments may achieve advantages. Because the CESL 54 underlies the raised portions of the epitaxial source/drain regions 84 , the ILD layers 86 , 100 may be over-etched without damaging the STI regions 64 , allowing for the removal of portions 86 R, 86 B (see FIG. 12C ) of the first ILD layer 86 beneath the epitaxial source/drain regions 84 . Removing the portions 86 R, 86 B of the first ILD layer 86 beneath the epitaxial source/drain regions 84 allows the lower facets 84 S L of the epitaxial source/drain regions 84 to be exposed by the source/drain contact openings 102 .
- Exposing more surfaces of the epitaxial source/drain regions 84 allows the metal-semiconductor alloy regions 106 and the source/drain contacts 110 to contact a greater surface area of the epitaxial source/drain regions 84 .
- Increasing the contact surface area can help reduce the contact resistance to the epitaxial source/drain regions 84 , particularly when the resulting FinFETs are formed at a small technology node.
- the parasitic capacitance between the gate electrodes 94 and the source/drain contacts 110 can be reduced. The performance of the FinFETs may thus be improved.
- a method includes: etching a source/drain recess in a fin, the source/drain recess extending through a contact etch stop layer (CESL); growing an epitaxial source/drain region in the source/drain recess; depositing an inter-layer dielectric (ILD) layer on the epitaxial source/drain region and the CESL; etching an opening through the ILD layer with an isotropic etch, the isotropic etch removing portions of the ILD layer beneath the epitaxial source/drain region to expose the CESL and lower facets of the epitaxial source/drain region; and forming a source/drain contact in the opening, the source/drain contact extending along the lower facets of the epitaxial source/drain region.
- CTL contact etch stop layer
- the method further includes, before etching the source/drain recess in the fin: depositing a first dielectric layer on a substrate; depositing the CESL on the first dielectric layer; depositing a second dielectric layer on the CESL; etching a trench in the second dielectric layer, the CESL, and the first dielectric layer; growing the fin in the trench; and removing the second dielectric layer.
- the etching the opening through the ILD layer includes: performing an anisotropic etch to form the opening, the opening exposing upper facets of the epitaxial source/drain region after the anisotropic etch, the lower facets of the epitaxial source/drain region remaining covered after the anisotropic etch; and performing the isotropic etch to expand the opening, the opening exposing the lower facets of the epitaxial source/drain region after the isotropic etch.
- the ILD layer includes silicon oxide; the CESL includes silicon nitride; the anisotropic etch is a dry etch performed with tetrafluoromethane, hexafluoro-1,3-butadiene, octafluorocyclobutane, or octafluorocyclopentene; and the isotropic etch is a wet etch performed with dilute hydrofluoric acid, hydrogen fluoride and ammonia, or nitrogen trifluoride and ammonia.
- the ILD layer includes silicon oxide; the CESL includes silicon nitride; the anisotropic etch is a first dry etch performed with tetrafluoromethane, hexafluoro-1,3-butadiene, octafluorocyclobutane, or octafluorocyclopentene; the isotropic etch is a second dry etch performed with tetrafluoromethane, hexafluoro-1,3-butadiene, octafluorocyclobutane, or octafluorocyclopentene; and the second dry etch is performed at a greater pressure and with a lower bias voltage than the first dry etch.
- the isotropic etch is performed for a duration in a range of 5 seconds to 60 seconds. In some embodiments of the method, performing the isotropic etch widens the opening by 5% to 50%. In some embodiments, the method further includes: forming a silicide on upper facets of the epitaxial source/drain region, the source/drain contact contacting the silicide and a subset of the lower facets of the epitaxial source/drain region. In some embodiments of the method, the ILD layer physically contacts the epitaxial source/drain region before etching the opening. In some embodiments of the method, after forming the source/drain contact, a void remains beneath the epitaxial source/drain region, the void exposing a portion of the CESL.
- a structure in an embodiment, includes: an isolation region on a substrate; a contact etch stop layer (CESL) on the isolation region; a first fin extending through the CESL and the isolation region; a second fin extending through the CESL and the isolation region; an epitaxial source/drain region in the first fin and the second fin, the epitaxial source/drain region disposed over a first portion of the CESL, the first portion of the CESL laterally disposed between the first fin and the second fin; an inter-layer dielectric (ILD) layer on the epitaxial source/drain region and a second portion of the CESL; and a source/drain contact extending through the ILD layer, the source/drain contact contacting the second portion of the CESL and lower facets of the epitaxial source/drain region.
- CTL contact etch stop layer
- the structure further includes: a silicide on upper facets of the epitaxial source/drain region, the source/drain contact contacting the silicide. In some embodiments, the structure further includes: a void beneath the epitaxial source/drain region, the void exposing the first portion of the CESL and a subset of the lower facets of the epitaxial source/drain region. In some embodiments of the structure, interfaces of the CESL and the source/drain contact are parallel to a major surface of the substrate. In some embodiments of the structure, the lower facets of the epitaxial source/drain region are free from the CESL. In some embodiments of the structure, the lower facets of the epitaxial source/drain region are free from the ILD layer.
- the ILD layer includes silicon oxide and the CESL includes silicon nitride.
- the first fin and the second fin are each epitaxial structures disposed on the substrate.
- the structure further includes: a gate structure on the first fin and the second fin, the gate structure contacting the first portion and the second portion of the CESL.
- a structure includes: a contact etch stop layer (CESL) over a substrate; a fin extending through the CESL; an epitaxial source/drain region in the fin, the epitaxial source/drain region extending through the CESL; a silicide contacting upper facets of the epitaxial source/drain region; a source/drain contact contacting the silicide, lower facets of the epitaxial source/drain region, and a first surface of the CESL; and an inter-layer dielectric (ILD) layer surrounding the source/drain contact, the ILD layer contacting the first surface of the CESL.
- CSL contact etch stop layer
Abstract
Description
Claims (20)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/898,655 US11515165B2 (en) | 2020-06-11 | 2020-06-11 | Semiconductor device and method |
DE102020119976.7A DE102020119976A1 (en) | 2020-06-11 | 2020-07-29 | SEMICONDUCTOR DEVICE AND METHOD |
KR1020200118368A KR102548077B1 (en) | 2020-06-11 | 2020-09-15 | Semiconductor device and method |
CN202110004234.3A CN113314609A (en) | 2020-06-11 | 2021-01-04 | Semiconductor device and method |
TW110119827A TWI798709B (en) | 2020-06-11 | 2021-06-01 | Semiconductor structures and methods for forming the same |
US17/874,694 US20220367198A1 (en) | 2020-06-11 | 2022-07-27 | Semiconductor Device and Method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/898,655 US11515165B2 (en) | 2020-06-11 | 2020-06-11 | Semiconductor device and method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/874,694 Division US20220367198A1 (en) | 2020-06-11 | 2022-07-27 | Semiconductor Device and Method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210391184A1 US20210391184A1 (en) | 2021-12-16 |
US11515165B2 true US11515165B2 (en) | 2022-11-29 |
Family
ID=77370575
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/898,655 Active 2040-08-22 US11515165B2 (en) | 2020-06-11 | 2020-06-11 | Semiconductor device and method |
US17/874,694 Pending US20220367198A1 (en) | 2020-06-11 | 2022-07-27 | Semiconductor Device and Method |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/874,694 Pending US20220367198A1 (en) | 2020-06-11 | 2022-07-27 | Semiconductor Device and Method |
Country Status (5)
Country | Link |
---|---|
US (2) | US11515165B2 (en) |
KR (1) | KR102548077B1 (en) |
CN (1) | CN113314609A (en) |
DE (1) | DE102020119976A1 (en) |
TW (1) | TWI798709B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7232081B2 (en) * | 2019-03-01 | 2023-03-02 | ルネサスエレクトロニクス株式会社 | Semiconductor device and its manufacturing method |
CN113903665A (en) * | 2020-07-06 | 2022-01-07 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN114121626A (en) * | 2020-08-27 | 2022-03-01 | 联华电子股份有限公司 | Method for manufacturing semiconductor element |
US20240047342A1 (en) * | 2022-08-08 | 2024-02-08 | Tokyo Electron Limited | Selective deposition of liner and barrier films for resistance reduction of semiconductor devices |
CN116053274B (en) * | 2023-01-28 | 2023-06-27 | 合肥晶合集成电路股份有限公司 | Semiconductor integrated device and manufacturing method thereof |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140217517A1 (en) * | 2013-02-05 | 2014-08-07 | International Business Machines Corporation | Integrated circuits including finfet devices with lower contact resistance and reduced parasitic capacitance and methods for fabricating the same |
US20150200260A1 (en) | 2014-01-16 | 2015-07-16 | Globalfoundries Inc. | Method to form wrap-around contact for finfet |
US9105490B2 (en) | 2012-09-27 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
US20150303118A1 (en) * | 2014-04-21 | 2015-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wrap-Around Contact |
US9236267B2 (en) | 2012-02-09 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cut-mask patterning process for fin-like field effect transistor (FinFET) device |
US9236300B2 (en) | 2012-11-30 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact plugs in SRAM cells and the method of forming the same |
US20160064483A1 (en) | 2014-08-29 | 2016-03-03 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor structure with contact over source/drain structure and method for forming the same |
US20160087053A1 (en) * | 2014-09-23 | 2016-03-24 | Jin-Bum Kim | Semiconductor device and method of fabricating the same |
US9406804B2 (en) | 2014-04-11 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with contact-all-around |
US20160284806A1 (en) * | 2015-03-23 | 2016-09-29 | Sangjine Park | Semiconductor Device and Method for Manufacturing the Same |
US20160351570A1 (en) * | 2015-05-27 | 2016-12-01 | Samsung Electronics Co., Ltd. | Semiconductor devices including varied depth recesses for contacts |
US9520482B1 (en) | 2015-11-13 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting metal gate |
US9548366B1 (en) | 2016-04-04 | 2017-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self aligned contact scheme |
US9576814B2 (en) | 2013-12-19 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of spacer patterning to form a target integrated circuit pattern |
US20170053916A1 (en) * | 2015-08-21 | 2017-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor structure with recessed source/drain structure and method for forming the same |
US20170125543A1 (en) | 2015-10-30 | 2017-05-04 | International Business Machines Corporation | Trench silicide contacts with high selectivity process |
US20170243760A1 (en) | 2016-02-18 | 2017-08-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9831183B2 (en) | 2014-08-07 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure and method of forming |
US20180151683A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20190097006A1 (en) * | 2017-09-27 | 2019-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with blocking layer and method for forming the same |
US20190097051A1 (en) * | 2017-09-28 | 2019-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | FIN FIELD EFFECT TRANSISTOR (FinFET) DEVICE STRUCTURE WITH DOPED REGION IN SOURCE/DRAIN STRUCTURE AND METHOD FOR FORMING THE SAME |
US20190172752A1 (en) * | 2017-12-04 | 2019-06-06 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US20190273023A1 (en) * | 2018-03-01 | 2019-09-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Conductive Feature Formation and Structure |
US20190312143A1 (en) * | 2018-04-10 | 2019-10-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gradient Doped Region of Recessed Fin Forming a FinFET Device |
US20190333820A1 (en) * | 2018-04-30 | 2019-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective nfet/pfet recess of source/drain regions |
US20190348415A1 (en) * | 2017-03-30 | 2019-11-14 | Intel Corporation | Transistors employing cap layer for ge-rich source/drain regions |
US20190371898A1 (en) * | 2018-05-30 | 2019-12-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for Forming Recesses in Source/Drain Regions and Devices Formed Thereof |
US10566246B1 (en) * | 2018-08-17 | 2020-02-18 | International Business Machines Corporation | Shared contact trench comprising dual silicide layers and dual epitaxial layers for source/drain layers of NFET and PFET devices |
US20200111714A1 (en) | 2018-10-05 | 2020-04-09 | International Business Machines Corporation | Fabrication of silicon germanium channel and silicon/silicon germanium dual channel field-effect transistors |
US10854716B2 (en) * | 2018-07-30 | 2020-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with source/drain contact formed using bottom-up deposition |
US20210408231A1 (en) * | 2020-06-30 | 2021-12-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9006786B2 (en) * | 2013-07-03 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin structure of semiconductor device |
US10084085B2 (en) * | 2015-06-11 | 2018-09-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same |
US9559184B2 (en) * | 2015-06-15 | 2017-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices including gate spacer with gap or void and methods of forming the same |
US10164012B2 (en) * | 2015-11-30 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10141431B1 (en) * | 2017-07-31 | 2018-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Epitaxy source/drain regions of FinFETs and method forming same |
US10332789B2 (en) * | 2017-11-27 | 2019-06-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with TiN adhesion layer for forming a contact plug |
US11183423B2 (en) * | 2017-11-28 | 2021-11-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Liner structure in interlayer dielectric structure for semiconductor devices |
US11024550B2 (en) * | 2018-08-16 | 2021-06-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10930564B2 (en) * | 2018-08-31 | 2021-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal gate structure cutting process |
US11069579B2 (en) * | 2018-10-19 | 2021-07-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
DE102020122151A1 (en) * | 2020-04-28 | 2021-10-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | SEMICONDUCTOR DEVICE AND METHOD |
-
2020
- 2020-06-11 US US16/898,655 patent/US11515165B2/en active Active
- 2020-07-29 DE DE102020119976.7A patent/DE102020119976A1/en active Granted
- 2020-09-15 KR KR1020200118368A patent/KR102548077B1/en active IP Right Grant
-
2021
- 2021-01-04 CN CN202110004234.3A patent/CN113314609A/en active Pending
- 2021-06-01 TW TW110119827A patent/TWI798709B/en active
-
2022
- 2022-07-27 US US17/874,694 patent/US20220367198A1/en active Pending
Patent Citations (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9236267B2 (en) | 2012-02-09 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cut-mask patterning process for fin-like field effect transistor (FinFET) device |
US9105490B2 (en) | 2012-09-27 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
US9236300B2 (en) | 2012-11-30 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact plugs in SRAM cells and the method of forming the same |
US20140217517A1 (en) * | 2013-02-05 | 2014-08-07 | International Business Machines Corporation | Integrated circuits including finfet devices with lower contact resistance and reduced parasitic capacitance and methods for fabricating the same |
US9576814B2 (en) | 2013-12-19 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of spacer patterning to form a target integrated circuit pattern |
US20150200260A1 (en) | 2014-01-16 | 2015-07-16 | Globalfoundries Inc. | Method to form wrap-around contact for finfet |
US9406804B2 (en) | 2014-04-11 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with contact-all-around |
US9443769B2 (en) | 2014-04-21 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wrap-around contact |
US20150303118A1 (en) * | 2014-04-21 | 2015-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wrap-Around Contact |
US9831183B2 (en) | 2014-08-07 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure and method of forming |
US20160064483A1 (en) | 2014-08-29 | 2016-03-03 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor structure with contact over source/drain structure and method for forming the same |
US20160087053A1 (en) * | 2014-09-23 | 2016-03-24 | Jin-Bum Kim | Semiconductor device and method of fabricating the same |
US20160284806A1 (en) * | 2015-03-23 | 2016-09-29 | Sangjine Park | Semiconductor Device and Method for Manufacturing the Same |
US20160351570A1 (en) * | 2015-05-27 | 2016-12-01 | Samsung Electronics Co., Ltd. | Semiconductor devices including varied depth recesses for contacts |
US20170053916A1 (en) * | 2015-08-21 | 2017-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor structure with recessed source/drain structure and method for forming the same |
US20170125543A1 (en) | 2015-10-30 | 2017-05-04 | International Business Machines Corporation | Trench silicide contacts with high selectivity process |
US9520482B1 (en) | 2015-11-13 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting metal gate |
US20170243760A1 (en) | 2016-02-18 | 2017-08-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10796924B2 (en) * | 2016-02-18 | 2020-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof by forming thin uniform silicide on epitaxial source/drain structure |
US10522368B2 (en) * | 2016-02-18 | 2019-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9859386B2 (en) | 2016-04-04 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self aligned contact scheme |
US9548366B1 (en) | 2016-04-04 | 2017-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self aligned contact scheme |
US20180151683A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20190348415A1 (en) * | 2017-03-30 | 2019-11-14 | Intel Corporation | Transistors employing cap layer for ge-rich source/drain regions |
US20190097006A1 (en) * | 2017-09-27 | 2019-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with blocking layer and method for forming the same |
US20190097051A1 (en) * | 2017-09-28 | 2019-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | FIN FIELD EFFECT TRANSISTOR (FinFET) DEVICE STRUCTURE WITH DOPED REGION IN SOURCE/DRAIN STRUCTURE AND METHOD FOR FORMING THE SAME |
US20190172752A1 (en) * | 2017-12-04 | 2019-06-06 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US20190273023A1 (en) * | 2018-03-01 | 2019-09-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Conductive Feature Formation and Structure |
US20190312143A1 (en) * | 2018-04-10 | 2019-10-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gradient Doped Region of Recessed Fin Forming a FinFET Device |
US20190333820A1 (en) * | 2018-04-30 | 2019-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective nfet/pfet recess of source/drain regions |
US20190371898A1 (en) * | 2018-05-30 | 2019-12-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for Forming Recesses in Source/Drain Regions and Devices Formed Thereof |
US10854716B2 (en) * | 2018-07-30 | 2020-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with source/drain contact formed using bottom-up deposition |
US10566246B1 (en) * | 2018-08-17 | 2020-02-18 | International Business Machines Corporation | Shared contact trench comprising dual silicide layers and dual epitaxial layers for source/drain layers of NFET and PFET devices |
US20200111714A1 (en) | 2018-10-05 | 2020-04-09 | International Business Machines Corporation | Fabrication of silicon germanium channel and silicon/silicon germanium dual channel field-effect transistors |
US20210408231A1 (en) * | 2020-06-30 | 2021-12-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
Also Published As
Publication number | Publication date |
---|---|
KR20210154681A (en) | 2021-12-21 |
US20210391184A1 (en) | 2021-12-16 |
TW202201556A (en) | 2022-01-01 |
US20220367198A1 (en) | 2022-11-17 |
TWI798709B (en) | 2023-04-11 |
CN113314609A (en) | 2021-08-27 |
DE102020119976A1 (en) | 2021-12-16 |
KR102548077B1 (en) | 2023-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11823949B2 (en) | FinFet with source/drain regions comprising an insulator layer | |
US11515165B2 (en) | Semiconductor device and method | |
US11854814B2 (en) | Semiconductor device and method | |
US11532479B2 (en) | Cut metal gate refill with void | |
US11764222B2 (en) | Method of forming a dummy fin between first and second semiconductor fins | |
US11942523B2 (en) | Semiconductor devices and methods of forming the same | |
US20220359745A1 (en) | Semiconductor Device and Method | |
US11854688B2 (en) | Semiconductor device and method | |
US11935920B2 (en) | Semiconductor device and method | |
US11894277B2 (en) | Transistor gates and methods of forming thereof | |
US11935754B2 (en) | Transistor gate structure and method of forming | |
US11916124B2 (en) | Transistor gates and methods of forming | |
US11545559B2 (en) | Semiconductor device and method | |
US20210313450A1 (en) | FinFET Device and Method | |
US11557518B2 (en) | Gapfill structure and manufacturing methods thereof | |
US20230008128A1 (en) | Fin field-effect transistor device and method | |
US20230064457A1 (en) | Nanostructure Device and Method of Forming Thereof | |
US20230377989A1 (en) | Source/Drain Regions and Methods of Forming Same | |
US20230369428A1 (en) | Under epitaxy isolation structure | |
US20230155005A1 (en) | Semiconductor device and method | |
US20220359066A1 (en) | Semiconductor Device and Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, YU-LIEN;WANG, GUAN-REN;FU, CHING-FENG;REEL/FRAME:052906/0824 Effective date: 20200427 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |