US11275397B2 - Power factor correction circuit, control method and controller - Google Patents

Power factor correction circuit, control method and controller Download PDF

Info

Publication number
US11275397B2
US11275397B2 US16/882,605 US202016882605A US11275397B2 US 11275397 B2 US11275397 B2 US 11275397B2 US 202016882605 A US202016882605 A US 202016882605A US 11275397 B2 US11275397 B2 US 11275397B2
Authority
US
United States
Prior art keywords
harmonic component
phase
signal
predetermined
thd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/882,605
Other languages
English (en)
Other versions
US20200379495A1 (en
Inventor
Zhaofeng Wang
Xiaodong Huang
Chen Zhao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Silergy Semiconductor Technology Ltd
Original Assignee
Hangzhou Silergy Semiconductor Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silergy Semiconductor Technology Ltd filed Critical Hangzhou Silergy Semiconductor Technology Ltd
Assigned to SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD reassignment SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUANG, XIAODONG, WANG, ZHAOFENG, ZHAO, CHEN
Publication of US20200379495A1 publication Critical patent/US20200379495A1/en
Application granted granted Critical
Publication of US11275397B2 publication Critical patent/US11275397B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/70—Regulating power factor; Regulating reactive current or power
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from AC input or output
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • H02M1/4225—Arrangements for improving power factor of AC input using a non-isolated boost converter
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P80/00—Climate change mitigation technologies for sector-wide applications
    • Y02P80/10—Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier

Definitions

  • the present invention generally relates to the field of power electronics, and more particularly to power factor correction circuits, control methods, and controllers.
  • a power factor (PF) is expressed by a cosine function of a phase difference between a voltage and a current.
  • the power factor may also be expressed by a ratio of an active power to an apparent power.
  • the power factor may be used for characterizing an electrical efficiency of an electrical device, whereby a low power factor represents a low electrical efficiency.
  • a phase difference between a voltage and a current may be eliminated or reduced by performing a power factor correction (PFC) operation, in order to improve a power factor of a system, such that a transmission efficiency of active power is increased, and a grid environment is improved.
  • PFC power factor correction
  • FIG. 1 is a schematic block diagram of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • FIG. 2 is a schematic block diagram of an example power stage circuit of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • FIG. 3 is a flow diagram of an example control method, in accordance with embodiments of the present invention.
  • FIG. 4 is a flow diagram of a first example method for adjusting a phase of a harmonic component, in accordance with embodiments of the present invention.
  • FIG. 5 is a flow diagram of a second example method for adjusting a phase of a harmonic component, in accordance with embodiments of the present invention.
  • FIG. 6 is a diagram of an example data flow in a controller.
  • FIG. 7 is a diagram a first example data flow in a controller, in accordance with embodiments of the present invention.
  • FIG. 8 is a diagram of a second example data flow in a controller, in accordance with embodiments of the present invention.
  • FIG. 9 is a waveform diagram of example operation of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • FIG. 10 is a waveform diagram of another example operation of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • a fast adjustment is generally performed on an input current in a closed-loop control manner, such that the input current of the PFC circuit can track a sine alternating-current input voltage in real time, thereby performing power factor correction.
  • a high demand on the power factor correction regarding a total harmonic distortion (THD) has been imposed by the current industries.
  • THD total harmonic distortion
  • a demand on the THD in an overloading condition a demand on the THD in a half-loading condition and even a light-loading condition is also imposed, which has approximately the same specification as that in the overloading condition.
  • a theoretical analysis is generally performed on factors affecting a total harmonic distortion indicator, in order to provide a compensation control strategy based on an established model.
  • this solution may only be applicable under specific conditions.
  • Harmonic distortion indicates that an output signal includes other harmonic component than an input signal due to a nonlinear element in a system.
  • THD is defined as a square root of a square sum of a ratio of an effective value Gn of each harmonic component to an effective value G1 of a fundamental component within a certain order; that is,
  • an input current may include a high-order harmonic component due to a nonlinear element in the circuit. In order to not affect the operation of the power network, it may be required to reduce the THD.
  • a power factor correction circuit can include: (i) a power meter configured to measure a THD and an amplitude ratio of each harmonic component at an input port; (ii) a switching-type regulator that is controllable by a switch control signal in order to adjust a power factor; and (iii) a controller configured to generate the switch control signal to control the switching-type regulator to perform power factor correction, where the controller decreases the THD by adjusting a current reference signal according to the measured THD and the amplitude ratio of each harmonic component.
  • FIG. 1 is a schematic block diagram of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • the power factor correction circuit can include a power meter 1 , power factor corrector 2 and controller 3 .
  • Power meter 1 and power factor corrector 2 form a power stage circuit of the power factor correction circuit.
  • power factor corrector 2 can include rectifier circuit 21 and switching-type regulator 22 .
  • Rectifier circuit 21 can convert alternating current Iac input from input source AC into a direct current.
  • Rectifier circuit 21 can be implemented by any suitable rectifier circuit, such as a half bridge rectifier circuit or a full bridge rectifier circuit.
  • Switching-type regulator 22 can perform power factor correction in response to switch control signal Q. In FIG.
  • switching-type regulator 22 with a boost topology is shown; however, switching-type regulator 22 can additionally or alternatively have other topologies (e.g., a buck topology, a buck-boost topology, a flyback topology, etc.).
  • switching-type regulator 22 can include inductor L 1 for storing energy, switch M, diode D 1 , and capacitor C 1 .
  • Inductor L 1 can connect between an input port and middle terminal m.
  • Switch M can connect between middle terminal m and a grounded terminal.
  • Diode D 1 configured to rectify an inductor current can connect between middle terminal m and an output terminal.
  • Capacitor C 1 configured to filter an output voltage can connect between the output terminal and the ground terminal.
  • Switch M can be switched on/off in response to switch control signal Q, to control an inductor current, in order to actively correct a power factor.
  • the power stage circuit can also include multiple sampling circuits to sample input voltage Vin, output voltage Vout, and inductor current IL of switching-type regulator 22 , and output input voltage sampling signal SVin, output voltage sampling signal SVout, and inductor current sampling signal SIL.
  • Each of the above sampling signals may be transmitted to controller 3 for generating switch control signal Q.
  • power meter 1 can connect to an input port of power factor corrector 2 , and can measure the THD and an amplitude ratio Hn of each harmonic component at the input port. The measured THD and the measured amplitude ratio of each harmonic component at the input port may also be transmitted to controller 3 for generating switch control signal Q.
  • Controller 3 can generate switch control signal Q based on input voltage sampling signal SVin, output voltage sampling signal SVout, inductor current sampling signal SIL, measured total harmonic distortion THD, and measured amplitude ratio Hn of each harmonic component, in order to control switching-type regulator 22 .
  • controller 3 can control the inductor current of switching-type regulator 22 to be relatively close to a current reference signal, and the current reference signal represents an expected inductor current.
  • Inductor current reference signal SIL can characterize an average value, a peak value, or a real-time variation value of inductor current IL. Controller 3 may adjust the current reference signal based on the measured total harmonic distortion THD and the measured amplitude ratio Hn of the harmonic component, in order to minimize the THD while performing the power factor correction.
  • controller 3 can perform a digital control strategy to generate switch control signal Q. That is, controller 3 may input measured total harmonic distortion THD into a control loop, in order to generate switch control signal Q in a closed-loop control manner for minimizing the THD. Therefore, the current reference signal may be adjusted based on the measured THD and the measured amplitude ratio of each harmonic component, to minimize the THD while performing power factor correction, such that the total harmonic distortion can be reduced without, e.g., performing compensation design for a category of factors affecting THD indicators, thereby simplifying the control method.
  • the harmonic distortion indicates that an output signal includes other harmonic component compared with an input signal due to a nonlinear element in a system.
  • an alternating current input to a power stage circuit of a power factor correction circuit is a periodic signal
  • the periodic signal can be analyzed as a superimposition of a direct-current signal and sinusoidal signals with different frequencies by Fourier analysis.
  • each harmonic component is a sinusoidal signal and the frequency of the harmonic component is multiple times that of the sinusoidal signal. Therefore, at least one predetermined harmonic component with the same effective value and an opposite phase compared with each harmonic component of the periodic signal can be superimposed (that is, opposite superimposition) on the periodic signal to counteract each harmonic component, thereby reducing the THD.
  • an amplitude ratio of one of the at least one predetermined harmonic component can be set based on the amplitude ratio Hn of a corresponding harmonic component of the input signal measured by power meter 1 , and then a phase of each predetermined harmonic component may be adjusted to minimize the THD, thereby achieving an same effect of oppositely superimposing the harmonic component with the same effective value.
  • controller 3 can include a current control loop to control inductor current IL to be relatively close to current reference signal Iref. Therefore, at least one predetermined harmonic component can be superimposed on current reference signal Iref to adjust current reference signal Iref, in order to adjust inductor current IL, thereby counteracting unnecessary harmonic components in the inputted alternating current, and thus reducing or minimizing the THD.
  • even harmonic components e.g., a second harmonic component, a fourth harmonic component, etc.
  • even harmonic components may be counteracted during rectification due to symmetrical phases. Therefore, only performing opposite superimposition on odd harmonic components can greatly reduce the total harmonic distortion.
  • opposite superimposition may be performed on both the even harmonic components and the odd harmonic components, in order to reduce the total harmonic distortion even more accurately; however, this may cause increased computational complexity.
  • the one or more predetermined harmonic component can be set by a system designer/user.
  • controller 3 may be configured to perform compensation only on a third harmonic component of the input signal.
  • the amplitude ratio of a predetermined third harmonic component can be set based on amplitude ratio H 3 of the third harmonic component of the input signal measured by power meter 1 , and a phase of the predetermined third harmonic component may be adjusted, such that the predetermined third harmonic component has a phase opposite to that of the third harmonic component of the input signal.
  • the input signal also includes a fifth harmonic component or a seventh harmonic component, compensation may be not performed on the fifth harmonic component and the seventh harmonic component of the input signal. In such a case, the system may have a relatively low complexity and a fast reaction speed.
  • controller 3 can also perform compensation on a third harmonic component, a fifth harmonic component, a seventh harmonic component, a ninth harmonic component of the input signal, and so on.
  • the input signal only includes a fifth harmonic component and a seventh harmonic component
  • amplitude ratios of predetermined third harmonic component and ninth harmonic component can be set to be zero
  • amplitude ratios of predetermined fifth harmonic component and seventh harmonic component can be set to not be zero.
  • phases of the predetermined fifth harmonic component and seventh harmonic component may be adjusted, such that the predetermined fifth harmonic component and seventh harmonic component have phases respectively opposite to that of the fifth harmonic component and the seventh harmonic component of the input signal.
  • multiple harmonic components of the input signal can have compensation performed thereon.
  • the measured total harmonic distortion may be input into the control loop, to determine a phase of each predetermined harmonic component, such that the phase of each predetermined harmonic component is opposite to the phase of a corresponding harmonic component of the input signal.
  • controller 3 can adjust, after setting the amplitude ratio of each predetermined harmonic component based on the amplitude ratio Hn of a corresponding harmonic component of the input signal measured by power meter 1 , the phase of each predetermined harmonic component based on the measured total harmonic distortion in order to minimize the total harmonic distortion.
  • a total harmonic distortion THD, an amplitude ratio Hn of each harmonic component, input voltage sampling signal SVin, an inductor current sampling signal SIL, and output voltage sampling signal SVout can be measured and acquired.
  • current reference signal Iref can be adjusted based on amplitude ratio Hn of each predetermined harmonic component and the total harmonic distortion THD to minimize the total harmonic distortion THD.
  • power factor correction may also be performed in other control loops based on input voltage sampling signal SVin, the inductor current sampling signal SIL, and output voltage sampling signal SVout.
  • the total harmonic distortion THD can be minimized by setting an amplitude ratio of each predetermined harmonic component and adjusting a phase of each predetermined harmonic component.
  • the phase of each predetermined harmonic component can be adjusted in a phase increasing manner.
  • at least one predetermined harmonic component may be acquired based on the input voltage sampling signal. Since there may be multiple harmonic components in an input voltage, compensation may generally be performed on only one or more harmonic components with a frequency close to a fundamental frequency.
  • the at least one predetermined harmonic components can be respectively ranked in advance, and an amplitude ratio of each predetermined harmonic component can be set in order based on the measured amplitude ratio Hn of corresponding harmonic components, and a phase of each predetermined harmonic component may be adjusted one-by-one.
  • initial values of the amplitude ratio and the phase of each predetermined harmonic component can be set to be zero.
  • the amplitude ratio of each predetermined harmonic component may be acquired based on the measured amplitude ratio Hn of corresponding harmonic components.
  • the predetermined harmonic component with the same amplitude ratio compared against the current reference signal may be superimposed to the current reference signal. For example, a predetermined harmonic component can be acquired. Then, the predetermined harmonic component may be multiplied by an amplitude ratio corresponding to the predetermined harmonic component to obtain a multiplied signal, and the multiplied signal can be superimposed on current reference signal Iref.
  • the phase of the predetermined harmonic component can be progressively increased.
  • the phase of the predetermined harmonic component may be increased with a predetermined step length, or with changed increased amplitude, which may be calculated for every operation.
  • the THD can again be measured after adjusting the current reference signal.
  • whether the THD is reduced can be determined after progressively increasing the phase of the predetermined harmonic component.
  • the process can proceed to S 250 , to progressively increase the phase of the predetermined harmonic component.
  • the THD is not reduced, this may indicate that the phase of the predetermined harmonic component before performing the progressive increase operation is opposite to the phase of the harmonic component in the input signal. Then, the process may proceed to S 280 .
  • the phase of the predetermined harmonic component can be reverted to the phase before the THD was increased.
  • the predetermined harmonic component having the phase before the THD is increased can be superimposed on the current reference signal.
  • a next predetermined harmonic component may in turn be used as a current predetermined harmonic component, and the process can return to S 230 to adjust the phase of the next predetermined harmonic component. In other cases, when the phase is relatively large, obtaining the phase of the predetermined harmonic component can be more difficult in order to minimize the THD.
  • a phase of the predetermined harmonic component can be adjusted in a phase partitioned manner which can relatively easily obtain the phase of the predetermined harmonic component to minimize the THD.
  • at least one predetermined harmonic component may be acquired based on an input voltage sampling signal. Since there may be multiple harmonic components in an input voltage, compensation can generally be performed only on one or more harmonic components with a frequency close to a fundamental frequency.
  • the at least one predetermined harmonic component(s) can be ranked in advance, and an amplitude ratio of each predetermined harmonic component may be set in order based on the measured amplitude ratio Hn of corresponding harmonic components, and a phase of each predetermined harmonic component can be adjusted one-by-one.
  • initial values of the amplitude ratio and the phase of each predetermined harmonic component may be set to be zero.
  • a total harmonic distortion THD can be acquired, which is represented by THD 0 .
  • the amplitude ratio of each predetermined harmonic component may be acquired based on the measured amplitude ratio Hn of corresponding harmonic components, and the predetermined harmonic component with the same amplitude ratio compared against the current reference signal can be superimposed to the current reference signal.
  • the predetermined harmonic component can be acquired. Then, the predetermined harmonic component may be multiplied by the amplitude ratio corresponding to the predetermined harmonic component to obtain a multiplied signal, and the multiplied signal can be superimposed on the current reference signal Iref.
  • the phase of the predetermined harmonic component may be set to be 0°, 120° and 240° successively, and the total harmonic distortions THD can be acquired, which are respectively represented by THD 1 , THD 2 , and THD 3 .
  • magnitudes of the THD 0 , the THD 1 , the THD 2 , and the THD 3 can be compared against each other, and a phase range to which the phase of the predetermined harmonic component belongs can accordingly be obtained.
  • THD 1 , the THD 2 , and the THD 3 are greater than THD 0 , this can indicate that it is unsuitable to perform compensation on a harmonic component of the input signal corresponding to the predetermined harmonic component (e.g., the input signal not including the harmonic component corresponding to the predetermined harmonic component).
  • Magnitudes of the THD 1 , the THD 2 , and the THD 3 may be compared against each other, and the phase range to which the phase of the predetermined harmonic component belongs can accordingly be obtained.
  • the phase of the superimposed predetermined harmonic component can be set as a midpoint of a phase range and the total harmonic distortion THD can again be acquired.
  • the phase can be increased and the total harmonic distortion THD may be acquired.
  • whether the total harmonic distortion THD is reduced after increasing the phase can be determined. When the THD is reduced, this can indicate that a phase adjustment direction is a phase-increasing direction and the process may proceed to S 219 . When the THD is not reduced, this can indicate that a phase adjustment direction is a phase-decreasing direction and the process may proceed to S 220 .
  • the phase adjustment direction is the phase-increasing direction.
  • the phase adjustment direction is the phase-decreasing direction.
  • the phase of the predetermined harmonic component can continually be adjusted based on the determined phase adjustment direction. For example, when the phase adjustment direction is the phase-increasing direction, the current phase can progressively be increased. When the phase adjustment direction is the phase-decreasing direction, the current phase can progressively be decreased.
  • the THD may be acquired.
  • whether the total harmonic distortion THD is reduced can be determined.
  • the process may proceed to S 221 , in order to adjust the phase of the predetermined harmonic component continually according to the determined phase adjustment direction.
  • this can indicate that the phase of the predetermined harmonic component before the progressive increase operation is opposite to the phase of the corresponding harmonic component in the input signal, and therefore the process may proceed to S 224 .
  • the phase can be reverted to a phase before the THD is not increased, and the phase adjustment may be completed.
  • the predetermined harmonic component having the phase before the total harmonic distortion is not increased can be superimposed on the current reference signal.
  • a next harmonic component may in turn be used as a current predetermined harmonic component, and the process may return to S 212 to adjust the phase of the next predetermined harmonic component.
  • an amplitude ratio of each predetermined harmonic component can be set based on the measured amplitude ratio Hn of corresponding harmonic components and the phase of each predetermined harmonic component may be adjusted in an one-by-one manner, such that the phase of the predetermined harmonic component may be opposite to the phase of a corresponding harmonic component in the input signal, thereby minimizing a THD.
  • the adjusting of the phase of each predetermined harmonic component may be maintained during operation of a system, such that the THD of the system is reduced during the whole operation.
  • manners of adjusting a phase of each predetermined harmonic component are not limited to the above two examples.
  • a phase for minimizing the THD may also be acquired by continually increasing the phase within a phase range after phase partition. Any suitable approach for adjusting a phase of a predetermined harmonic component in order to minimize a THD can be supported in certain embodiments.
  • the controller can control inductor current IL in a closed-loop control manner.
  • the controller can control output voltage Vout by a voltage loop, and may control inductor current IL by a current loop.
  • a difference between output voltage sampling signal SVout and voltage reference signal Vref may be acquired by subtractor 51 , and compensation signal Vcmp can be output from voltage compensation circuit 52 .
  • Compensation signal Vcmp may be multiplied by input voltage sampling signal Vin by multiplier 53 .
  • a product signal output from multiplier 53 may serve as current reference signal Iref and may be input to subtractor 54 .
  • Subtractor 54 can acquire a difference between current reference signal Iref and inductor current sampling signal SIL, and may output signal D for characterizing a desired duty ratio through current compensation circuit 55 .
  • PWM generation circuit 56 can generate switch control signal Q based on signal D for characterizing a desired duty ratio.
  • this particular controller lacks a universal mechanism to compensate a total harmonic distortion of a circuit.
  • the controller in addition to subtractor 51 , voltage compensation circuit 52 , multiplier 53 , subtractor 54 , current compensation circuit 55 , and PWM generation circuit 56 , the controller can also include harmonic generation circuit 61 , harmonic amplitude ratio setting circuit 62 , harmonic phase adjustment circuit 63 , adder 64 , and multipliers 65 - 1 to 65 - n .
  • the number of the multipliers is equal to the number of the predetermined harmonic components.
  • a difference between output voltage sampling signal SVout and voltage reference signal Vref may be acquired by subtractor 51 .
  • the difference can be input to voltage compensation circuit 52 , and compensation signal Vcmp may be output from voltage compensation circuit 52 .
  • Harmonic amplitude ratio setting circuit 62 can set the amplitude ratio of each predetermined harmonic component based on the measured amplitude ratio Hn of corresponding harmonic components.
  • Harmonic phase adjustment circuit 63 can output the phase of each predetermined harmonic component to harmonic generation circuit 61 based on the measured total harmonic distortion THD, and may adjust the phase to minimize the total harmonic distortion.
  • Harmonic generation circuit 61 can generate each predetermined harmonic component based on input voltage sampling signal SVin (e.g., third harmonic component SH 3 , fifth harmonic component SH 5 , etc.), and may adjust the phase of each predetermined harmonic component based on the phase outputted from harmonic phase adjustment circuit 63 .
  • the amplitude ratio of each predetermined harmonic component output from harmonic amplitude ratio setting circuit 62 may be multiplied by corresponding predetermined harmonic components with a phase outputted from harmonic generation circuit 61 , respectively, in multipliers 65 - 1 to 65 - n , in order to generate at least one voltage harmonic component.
  • the voltage harmonic components corresponding to predetermined harmonic components may have the same amplitude ratio and the opposite phase with respect to corresponding harmonic components of the input signal.
  • SVin′ represents a parameter obtained after the voltage harmonic components are superimposed on the input voltage sampling signal
  • Ratioi represents an amplitude ratio of an i-th predetermined harmonic component, which is set by harmonic amplitude ratio setting circuit 62 based on the amplitude ratio Hn of each harmonic component measured by the power meter.
  • SHi represents an i-th predetermined harmonic component with a phase
  • SHi*Ratioi represents an i-th voltage harmonic component corresponding to the i-th predetermined harmonic component.
  • Harmonic phase adjustment circuit 63 may adjust the phase of each predetermined harmonic component (e.g., with the example method as shown in FIG. 4 or FIG. 5 ) until the measured THD is no longer reduced.
  • the phase of each predetermined harmonic component superimposed on current reference signal Iref can be opposite to the phase of corresponding harmonic components in the input signal, thereby controlling the inductor current to be close to current reference signal Iref to eliminate the harmonic component in the system, and thus minimizing the total harmonic distortion THD.
  • the controller can also include harmonic generation circuit 61 , harmonic amplitude ratio setting circuit 62 , harmonic phase adjustment circuit 63 , and adder 64 .
  • Harmonic generation circuit 61 can generate each predetermined harmonic component based on the input voltage sampling signal SVin (e.g., third harmonic component SH 3 , a fifth harmonic component SH 5 , etc.).
  • Harmonic amplitude ratio setting circuit 62 can set, based on the measured corresponding amplitude ratio Hn of each harmonic component, the amplitude ratio of predetermined harmonic components generated by harmonic generation circuit 61 .
  • harmonic phase adjustment circuit 63 can output a phase of each predetermined harmonic component to harmonic generation circuit 61 based on the measured total harmonic distortion THD and may adjust the phase to minimize the total harmonic distortion.
  • At least one voltage harmonic component output from harmonic generation circuit 61 corresponding to at least one predetermined harmonic component may have the same amplitude ratio and an opposite phase with respect to corresponding harmonic components of the input signal.
  • a phase can be adjusted after a product signal is obtained by multiplying each predetermined harmonic component by the corresponding amplitude ratio of each predetermined harmonic component.
  • the measured total harmonic distortion THD can be used for feedback, such that the total harmonic distortion can be directly adjusted in a closed-loop manner.
  • the total harmonic distortion can be reduced without performing compensation, e.g., for a category of factors affecting total harmonic distortion indicators, thereby simplifying the control method.
  • each component in the SVin′ can be respectively multiplied by the Vcmp; that is, the SVin, the SH 3 *Ratio 3 , SH 5 *Ratio 5 . . . can be multiplied by the Vcmp respectively.
  • the controller may be implemented within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, other electronic units designed to perform the functions described in the present disclosure, or a combination thereof.
  • ASICs application specific integrated circuits
  • DSPs digital signal processors
  • DSPDs digital signal processing devices
  • PLDs programmable logic devices
  • FPGAs field programmable gate arrays
  • processors controllers, micro-controllers, microprocessors, other electronic units designed to perform the functions described in the present disclosure, or a combination thereof.
  • the controller the present disclosure may be implemented by modules (e.g., procedures, functions) for performing the functions described herein. These software codes can be stored in a memory and executed by a processor.
  • the memory may be implemented in the processor, or outside the processor. In the latter case,
  • FIG. 9 shown is a waveform diagram of example operation of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • FIG. 10 shown is a waveform diagram of another example operation of an example power factor correction circuit, in accordance with embodiments of the present invention.
  • Iac represents a waveform of an input current of a power factor correction circuit
  • I 1 represents a waveform of a fundamental current
  • I 3 represents a waveform of the third harmonic component
  • Iac I 1 +I 3 .
  • a sinusoidal wave with the same phase and waveform as input voltage Vin of switching-type regulator 22 can be used as a current reference signal.
  • the total harmonic distortion measured by the power meter 1 is 25%.
  • Controller 3 can acquire, based on a waveform of input voltage sampling signal SVin, a waveform of a third harmonic component of an input voltage (that is, a triple frequency sinusoidal signal) corresponding to the input voltage sampling signal. Further, controller 3 can superimpose the opposite third harmonic component Iref_3rd on the input voltage, and an obtained current reference signal Iref_new is as shown in FIG. 10 . In addition, controller 3 can set an amplitude ratio of the third harmonic component according to the measure third harmonic component of the input signal, the phase of the third harmonic component may be adjusted based on a measured total harmonic distortion THD, and the phase can be adjusted until a minimum total harmonic distortion is obtained.
  • the third harmonic component After compensation is performed on the third harmonic component, a comparison of input current Iac_new obtained after the compensation was performed can be made to input current Iac_old before the compensation was performed. It can be seen that the third harmonic component of the input current can be substantially eliminated.
  • the predetermined harmonic component also includes a fifth harmonic component, a seventh harmonic component, etc., the adjustment process may be repeated in order to minimize the total harmonic distortion.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Rectifiers (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
US16/882,605 2019-05-31 2020-05-25 Power factor correction circuit, control method and controller Active 2040-05-27 US11275397B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910470685.9 2019-05-31
CN201910470685.9A CN110086336B (zh) 2019-05-31 2019-05-31 功率因数校正电路、控制方法和控制器

Publications (2)

Publication Number Publication Date
US20200379495A1 US20200379495A1 (en) 2020-12-03
US11275397B2 true US11275397B2 (en) 2022-03-15

Family

ID=67422935

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/882,605 Active 2040-05-27 US11275397B2 (en) 2019-05-31 2020-05-25 Power factor correction circuit, control method and controller

Country Status (4)

Country Link
US (1) US11275397B2 (zh)
EP (1) EP3745574B1 (zh)
CN (1) CN110086336B (zh)
TW (1) TWI758707B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230097935A1 (en) * 2021-09-28 2023-03-30 Hyundai Motor Company Apparatus and Method for Controlling Power Factor Correction to Suppress Overcurrent

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111313680B (zh) * 2020-03-20 2022-06-03 苏州浪潮智能科技有限公司 一种功率因数校正的控制方法、装置、设备及存储介质
CN113746316B (zh) * 2020-05-29 2024-02-23 株式会社村田制作所 用于优化交流电源的总电流谐波失真的方法和微控制单元
DE102021102441A1 (de) * 2021-02-03 2022-08-04 Anton Werner Keller Verfahren und Vorrichtung zur Steuerung von Eigenschaften des Eingangsstroms eines elektronischen Netzteils
CN113556048B (zh) * 2021-07-13 2022-11-15 Tcl空调器(中山)有限公司 Pfc电路控制方法、装置、空调器及可读存储介质
CN114448251B (zh) * 2022-01-11 2023-06-23 四川大学 一种数字控制谐波补偿电路
CN118585031B (zh) * 2024-08-02 2024-10-25 华杰恒信(山东)电子科技有限公司 双极性输出恒压恒流电源的智能调节系统

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6756771B1 (en) 2003-06-20 2004-06-29 Semiconductor Components Industries, L.L.C. Power factor correction method with zero crossing detection and adjustable stored reference voltage
US20060119337A1 (en) 2004-06-28 2006-06-08 Toshio Takahashi High frequency partial boost power factor correction control circuit and method
US7123494B2 (en) 2003-05-06 2006-10-17 Semiconductor Components Industries, L.L.C. Power factor correction circuit and method of varying switching frequency
US7313007B2 (en) 2006-04-20 2007-12-25 Tsai-Fu Wu Power factor correction controller
US20100246226A1 (en) 2009-03-25 2010-09-30 Evergreen Micro Devices Co., Ltd. Transition mode power factor correction device with built-in automatic total harmonic distortion reduction feature
US20110221402A1 (en) 2010-03-12 2011-09-15 Park Young-Bae Power factor correction circuit and driving method thereof
US20130043847A1 (en) 2011-08-17 2013-02-21 Google Inc. Power factor correction circuitry and methodology to compensate for leading power factor
US20140063873A1 (en) * 2012-08-28 2014-03-06 Enphase Energy, Inc. Method and apparatus for inverter output current harmonic reduction
US8674544B2 (en) 2009-01-26 2014-03-18 Geneva Cleantech, Inc. Methods and apparatus for power factor correction and reduction of distortion in and noise in a power supply delivery network
US8736236B2 (en) 2011-09-13 2014-05-27 Silergy Semiconductor Technology (Hangzhou) Ltd. Master-slave interleaved BCM PFC controller and control method thereof
US20140160815A1 (en) 2012-12-11 2014-06-12 Samsung Electro-Mechanics Co., Ltd Power factor correction circuit
US20150023067A1 (en) 2013-07-22 2015-01-22 Sanken Electric Co., Ltd. Power-factor correction circuit
US9246381B2 (en) 2013-12-18 2016-01-26 Silergy Semiconductor Technology (Hangzhou) Ltd Active power factor correction control circuit, chip and LED driving circuit thereof
US20160065054A1 (en) 2014-08-29 2016-03-03 Nxp B.V. Power factor correction in power converter
US20160190912A1 (en) 2014-12-24 2016-06-30 Infineon Technologies Austria Ag System and Method for Measuring Power in a Power Factor Converter
CN106849639A (zh) 2017-03-20 2017-06-13 矽力杰半导体技术(杭州)有限公司 功率因数校正电路、控制方法和控制器
US20170181234A1 (en) 2015-12-22 2017-06-22 Silergy Semiconductor Technology (Hangzhou) Ltd. Ripple suppression circuit, suppression method and led lighting apparatus
US9692294B2 (en) 2013-02-01 2017-06-27 Inventronics (Hangzhou), Inc. Main switch control circuit in power factor correction circuit
US20170250620A1 (en) 2014-10-08 2017-08-31 Queen's University At Kingston Average current modulator for an led driver
US20190252881A1 (en) * 2016-12-09 2019-08-15 Daikin Industries, Ltd. Device with built-in active filter
US10396655B2 (en) 2017-03-22 2019-08-27 Silergy Semiconductor Technology (Hangzhou) Ltd Power factor correction circuit, control method and controller

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100433513C (zh) * 2005-01-26 2008-11-12 中兴通讯股份有限公司 一种功率因数校正电路的控制方法
JP4992225B2 (ja) * 2005-11-04 2012-08-08 株式会社富士通ゼネラル 電源装置
CN102822639B (zh) * 2010-01-25 2016-01-13 吉尼瓦洁净技术公司 器具的自动检测
US8810182B2 (en) * 2010-09-30 2014-08-19 Rockwell Automation Technologies, Inc. Adaptive harmonic reduction apparatus and methods
CN103023290B (zh) * 2011-09-23 2015-11-25 台达电子企业管理（上海）有限公司 中压变频驱动系统与总谐波失真补偿控制方法
US9343953B2 (en) * 2013-09-05 2016-05-17 Power Integrations, Inc. Pre-distortion of sensed current in a power factor correction circuit
EP3087648B1 (en) * 2013-12-23 2020-05-06 Schneider Electric IT Corporation Systems and methods for load harmonic suppression
TWI578677B (zh) * 2016-03-16 2017-04-11 國立成功大學 電力轉換裝置及其控制方法
US10146243B2 (en) * 2016-07-08 2018-12-04 Hyundai Motor Company Method and system of controlling power factor correction circuit

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7123494B2 (en) 2003-05-06 2006-10-17 Semiconductor Components Industries, L.L.C. Power factor correction circuit and method of varying switching frequency
US6756771B1 (en) 2003-06-20 2004-06-29 Semiconductor Components Industries, L.L.C. Power factor correction method with zero crossing detection and adjustable stored reference voltage
US20060119337A1 (en) 2004-06-28 2006-06-08 Toshio Takahashi High frequency partial boost power factor correction control circuit and method
US7313007B2 (en) 2006-04-20 2007-12-25 Tsai-Fu Wu Power factor correction controller
US8674544B2 (en) 2009-01-26 2014-03-18 Geneva Cleantech, Inc. Methods and apparatus for power factor correction and reduction of distortion in and noise in a power supply delivery network
US20100246226A1 (en) 2009-03-25 2010-09-30 Evergreen Micro Devices Co., Ltd. Transition mode power factor correction device with built-in automatic total harmonic distortion reduction feature
US20110221402A1 (en) 2010-03-12 2011-09-15 Park Young-Bae Power factor correction circuit and driving method thereof
US20130043847A1 (en) 2011-08-17 2013-02-21 Google Inc. Power factor correction circuitry and methodology to compensate for leading power factor
US8736236B2 (en) 2011-09-13 2014-05-27 Silergy Semiconductor Technology (Hangzhou) Ltd. Master-slave interleaved BCM PFC controller and control method thereof
US20140063873A1 (en) * 2012-08-28 2014-03-06 Enphase Energy, Inc. Method and apparatus for inverter output current harmonic reduction
US20140160815A1 (en) 2012-12-11 2014-06-12 Samsung Electro-Mechanics Co., Ltd Power factor correction circuit
US9692294B2 (en) 2013-02-01 2017-06-27 Inventronics (Hangzhou), Inc. Main switch control circuit in power factor correction circuit
US20150023067A1 (en) 2013-07-22 2015-01-22 Sanken Electric Co., Ltd. Power-factor correction circuit
US9246381B2 (en) 2013-12-18 2016-01-26 Silergy Semiconductor Technology (Hangzhou) Ltd Active power factor correction control circuit, chip and LED driving circuit thereof
US20160065054A1 (en) 2014-08-29 2016-03-03 Nxp B.V. Power factor correction in power converter
US20170250620A1 (en) 2014-10-08 2017-08-31 Queen's University At Kingston Average current modulator for an led driver
US20160190912A1 (en) 2014-12-24 2016-06-30 Infineon Technologies Austria Ag System and Method for Measuring Power in a Power Factor Converter
US20170181234A1 (en) 2015-12-22 2017-06-22 Silergy Semiconductor Technology (Hangzhou) Ltd. Ripple suppression circuit, suppression method and led lighting apparatus
US20190252881A1 (en) * 2016-12-09 2019-08-15 Daikin Industries, Ltd. Device with built-in active filter
CN106849639A (zh) 2017-03-20 2017-06-13 矽力杰半导体技术(杭州)有限公司 功率因数校正电路、控制方法和控制器
US20180269779A1 (en) * 2017-03-20 2018-09-20 Silergy Semiconductor Technology (Hangzhou) Ltd Power factor correction circuit, control method and controller
US10193439B2 (en) 2017-03-20 2019-01-29 Silergy Semiconductor Technology (Hangzhou) Ltd Power factor correction circuit, control method and controller
US10396655B2 (en) 2017-03-22 2019-08-27 Silergy Semiconductor Technology (Hangzhou) Ltd Power factor correction circuit, control method and controller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230097935A1 (en) * 2021-09-28 2023-03-30 Hyundai Motor Company Apparatus and Method for Controlling Power Factor Correction to Suppress Overcurrent
US12316214B2 (en) * 2021-09-28 2025-05-27 Hyundai Motor Company Apparatus and method for controlling power factor correction to suppress overcurrent

Also Published As

Publication number Publication date
US20200379495A1 (en) 2020-12-03
EP3745574A1 (en) 2020-12-02
TW202046613A (zh) 2020-12-16
EP3745574B1 (en) 2022-02-23
CN110086336B (zh) 2021-08-24
TWI758707B (zh) 2022-03-21
CN110086336A (zh) 2019-08-02

Similar Documents

Publication Publication Date Title
US11275397B2 (en) Power factor correction circuit, control method and controller
TWI657649B (zh) 功率因數校正電路、控制方法和控制器
US11226648B2 (en) Power factor correction circuit, control method and controller
US7323851B2 (en) Digital power factor correction controller and AC-to-DC power supply including same
US10819224B2 (en) Power factor correction circuit, control method and controller
US20150117074A1 (en) Auto-tuning current loop compensation for power factor correction controller
CN112019072A (zh) 一种适用于单相或三相整流器的复合控制器及复合控制方法
CN104124869B (zh) 一种升压电路及其信号输出方法
CN114679047B (zh) 功率因数校正电路的控制方法、控制装置和空调器
JP2018137841A (ja) 力率改善回路及び充電装置
CN113241936B (zh) 一种dc/dc变换器的控制方法及控制器
CN118868633A (zh) 基于分数阶小相量模型的两相dab均流控制方法及系统
CN114047707B (zh) 一种通用的插入式多谐振控制器设计方法及控制器
Prieto et al. A unified power quality conditioner for wide load range: Practical design and experimental results
Sirio Analysis of line current harmonics for single-phase PFC converters
Çoban et al. Variable Load Compatible Power Factor Correction Boost Converter
Wang et al. Using repetitive control for THD reduction over wide load range for boost digital PFC converters
Etz et al. An adaptive digital compensation design for buck converter topology
CN103166446A (zh) 功率因素校正装置及其校正方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, ZHAOFENG;HUANG, XIAODONG;ZHAO, CHEN;REEL/FRAME:052742/0718

Effective date: 20200520

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4