US11152521B2 - Semiconductor laminate and light-receiving element - Google Patents

Semiconductor laminate and light-receiving element Download PDF

Info

Publication number
US11152521B2
US11152521B2 US16/676,942 US201916676942A US11152521B2 US 11152521 B2 US11152521 B2 US 11152521B2 US 201916676942 A US201916676942 A US 201916676942A US 11152521 B2 US11152521 B2 US 11152521B2
Authority
US
United States
Prior art keywords
layer
buffer layer
semiconductor laminate
light
concentration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/676,942
Other versions
US20200227576A1 (en
Inventor
Takuma FUYUKI
Takashi GO
Takashi Ishizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Assigned to SUMITOMO ELECTRIC INDUSTRIES, LTD. reassignment SUMITOMO ELECTRIC INDUSTRIES, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GO, TAKASHI, FUYUKI, Takuma, ISHIZUKA, TAKASHI
Publication of US20200227576A1 publication Critical patent/US20200227576A1/en
Application granted granted Critical
Publication of US11152521B2 publication Critical patent/US11152521B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035236—Superlattices; Multiple quantum well structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02392—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02461—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02463—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02466—Antimonides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02502—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H01L21/02507—Alternating layers, e.g. superlattice
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02549—Antimonides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02576—N-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02579—P-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14665—Imagers using a photoconductor layer
    • H01L27/14669—Infrared imagers
    • H01L27/1467—Infrared imagers of the hybrid type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14694—The active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264—Inorganic materials
    • H01L31/0304—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L31/03046—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
    • H01L31/105—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier being of the PIN type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
    • H01L31/109—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier being of the PN heterojunction type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • H01L31/1844—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP comprising ternary or quaternary compounds, e.g. Ga Al As, In Ga As P

Definitions

  • the present disclosure relates to a semiconductor laminate and a light-receiving element.
  • Semiconductor laminates composed of III-V compound semiconductors can be used to produce light-receiving elements adaptable to infrared light.
  • an InGaAs buffer layer, a light-receiving layer, and a contact layer are sequentially stacked on an InP substrate, for example, and appropriate electrodes are further formed, to obtain a light-receiving element for infrared light (see, for example, Japanese Patent Application Laid-Open No. 2011-101032).
  • a photodiode having a cutoff wavelength of 2 ⁇ m to 5 ⁇ m has been reported (see, for example, R.
  • a semiconductor laminate according to the present disclosure includes: a substrate composed of InP; a first buffer layer composed of InP containing less than 1 ⁇ 10 21 cm ⁇ 3 Sb and disposed on the substrate; and a second buffer layer composed of InGaAs and disposed on the first buffer layer.
  • the first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface as a main surface of the first buffer layer on the substrate side.
  • the second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface as a main surface of the second buffer layer on the first buffer layer side.
  • FIG. 1 is a schematic cross-sectional view showing the structure of a semiconductor laminate in Embodiment 1;
  • FIG. 2 is a schematic cross-sectional view showing the structure of a light-receiving element in Embodiment 1;
  • FIG. 3 is a schematic cross-sectional view showing the structure of a modified example in Embodiment 1;
  • FIG. 4 is a flowchart schematically illustrating a method for producing a semiconductor laminate and a light-receiving element in Embodiment 1;
  • FIG. 5 is a flowchart schematically illustrating the procedure of an epi layer formation step in Embodiment 1;
  • FIGS. 6 to 10 are schematic cross-sectional views illustrating the method for producing a semiconductor laminate and a light-receiving element in Embodiment 1;
  • FIG. 11 is a schematic cross-sectional view showing the structure of a light-receiving element and a sensor in Embodiment 2;
  • FIG. 12 is a schematic cross-sectional view showing the structure of a light-receiving element and a sensor in Embodiment 3;
  • FIG. 13 is a diagram showing, by way of example, Sb concentration profile in the thickness direction of a semiconductor laminate.
  • an object is to provide a semiconductor laminate and a light-receiving element that include an InGaAs buffer layer having excellent surface flatness.
  • the present disclosure can provide a semiconductor laminate and a light-receiving element that include an InGaAs buffer layer having excellent surface flatness.
  • a semiconductor laminate of the present disclosure includes a substrate composed of indium phosphide (InP), a first buffer layer composed of InP containing less than 1 ⁇ 10 21 cm ⁇ 3 Sb and disposed on the substrate, and a second buffer layer composed of indium gallium arsenide (InGaAs) and disposed on the first buffer layer.
  • the first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface which is a main surface of the first buffer layer on the substrate side.
  • the second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface which is a main surface of the second buffer layer on the first buffer layer side.
  • a first buffer layer composed of InP containing Sb is formed on a substrate composed of InP.
  • a first layer having a high concentration of Sb is formed to include a first main surface as the main surface on the substrate side.
  • Introducing Sb in the region coming into contact with the substrate makes it possible to obtain a first buffer layer excellent in surface flatness.
  • the reasons why the surface flatness of the first buffer layer is improved are conceivably for example as follows.
  • This crystal nucleus serves as the starting point to facilitate two-dimensional growth of InP, so that a first buffer layer having good surface flatness is formed.
  • a second buffer layer composed of InGaAs is formed on the first buffer layer.
  • a second layer having a lower concentration of Sb than the first layer is formed to include a second main surface as the main surface on the first buffer layer side.
  • the second buffer layer is formed, not directly on the InP substrate, but on the first buffer layer, and the concentration of unnecessary Sb in the region coming into contact with the first buffer layer is reduced, whereby the second buffer layer of InGaAs excellent in surface flatness is formed.
  • the semiconductor laminate of the present disclosure provides a semiconductor laminate that includes an InGaAs buffer layer having excellent surface flatness.
  • the concentration of Sb in the first layer may be 1 ⁇ 10 16 cm ⁇ 3 or more. Setting the Sb concentration in the first layer within this range more reliably ensures excellent surface flatness of the second buffer layer.
  • the concentration of Sb in the first layer may be 1 ⁇ 10 17 cm ⁇ 3 or more. This ensures further improved surface flatness of the second buffer layer.
  • the concentration of Sb in the second layer may be 1 ⁇ 10 20 cm ⁇ 3 or less. Setting the Sb concentration in the second layer within this range more reliably ensures excellent surface flatness of the second buffer layer.
  • the ratio of a difference between a maximum value and a minimum value of the Sb concentration with respect to the maximum value may be 50% or less. Setting the ratio to 50% or less enables forming the first buffer layer having favorable surface flatness. It is therefore possible to more reliably ensure excellent surface flatness of the second buffer layer.
  • the first buffer layer may have a thickness of 10 nm or more and 50 nm or less. If the thickness of the first buffer layer is less than 10 nm, the effect of improving the surface flatness of the second buffer layer may be small. If the thickness of the first buffer layer exceeds 50 nm, it may be difficult to ensure sufficient surface flatness of the first buffer layer. Setting the thickness of the first buffer layer within the above-described range can more reliably ensure excellent surface flatness of the second buffer layer.
  • the semiconductor laminate described above may further include a light-receiving layer composed of a III-V compound semiconductor and disposed on the second buffer layer. With such a light-receiving layer provided, it is possible to obtain a semiconductor laminate that can be used for producing a light-receiving element.
  • the light-receiving layer may have a type-II quantum well structure. With this, it is possible to obtain a semiconductor laminate that can be used for producing a light-receiving element adaptable to infrared light.
  • the type-II quantum well structure may be a multiple quantum well structure including pairs of layers of In x Ga 1 ⁇ x As (where x is 0.38 or more and 1 or less) and gallium arsenide antimonide (GaAs 1 ⁇ y Sb y ; where y is 0.36 or more and 1 or less), or pairs of layers of gallium indium nitride arsenide (Ga 1 ⁇ u In u N v As 1 ⁇ v ; where u is 0.4 or more and 0.8 or less, and v is more than 0 and not more than 0.2) and GaAs 1 ⁇ y Sb y (where y is 0.36 or more and 0.62 or less).
  • This facilitates forming the light-receiving layer that has the type-II quantum well structure suitable for a light-receiving element adaptable to near-infrared to mid-infrared light.
  • a light-receiving element of the present disclosure includes the semiconductor laminate described above, and electrodes formed on the semiconductor laminate.
  • the light-receiving element of the present disclosure includes the above-described semiconductor laminate having the second buffer layer excellent in surface flatness. This ensures excellent crystallinity of the light-receiving layer. As a result, the dark current in the light-receiving element is reduced. Accordingly, the light-receiving element of the present disclosure provides a highly sensitive light-receiving element.
  • the concentration of Sb can be measured using secondary ion mass spectrometry (SIMS), for example.
  • SIMS secondary ion mass spectrometry
  • the Sb concentration takes a value obtained, for example, by dividing the integral value of the concentration distribution in the thickness direction in each layer by the thickness of that layer.
  • a semiconductor laminate 10 according to Embodiment 1 includes a substrate 20 , a buffer layer 30 , a light-receiving layer 40 , a block layer 50 , and a contact layer 60 .
  • the substrate 20 is composed of InP which is a III-V compound semiconductor.
  • the substrate 20 has a diameter of 50 mm or more, for example three inches. Adopting the substrate 20 composed of InP makes it possible to readily obtain a semiconductor laminate 10 suitable for producing a light-receiving element for infrared light.
  • InP having an n-type conductivity (n-InP) for example, is adopted as the compound semiconductor forming the substrate 20 .
  • the n-type impurity contained in the substrate 20 may be sulfur (S), for example.
  • the diameter of the substrate 20 may be 80 mm or more (for example, four inches), further 105 mm or more (for example, five inches), and still further 130 mm or more (for example, six inches).
  • the buffer layer 30 includes a first buffer layer 31 , and a second buffer layer 32 disposed on the first buffer layer 31 .
  • the first buffer layer 31 is a semiconductor layer disposed on and in contact with one main surface 20 A of the substrate 20 .
  • the first buffer layer 31 is composed of InP which is a III-V compound semiconductor. Specifically, InP having an n-type conductivity (n-InP), for example, is adopted as the compound semiconductor forming the first buffer layer 31 .
  • the n-type impurity contained in the first buffer layer 31 may be silicon (Si), for example.
  • the first buffer layer 31 has a thickness of, for example, 10 nm or more and 50 nm or less, more preferably 10 nm or more and 30 nm or less, and further preferably 10 nm or more and 20 nm or less.
  • the first buffer layer 31 contains less than 1 ⁇ 10 21 cm ⁇ 3 Sb.
  • the first buffer layer 31 includes a first layer 31 D having a higher concentration of Sb than the substrate 20 .
  • the first layer 31 D is arranged to include a first main surface 31 B which is a main surface of the first buffer layer 31 on the substrate 20 side.
  • the first buffer layer 31 as a whole corresponds to the first layer 31 D.
  • the concentration of Sb in the first layer 31 D is 1 ⁇ 10 16 cm ⁇ 3 or more, and more preferably 1 ⁇ 10 17 cm ⁇ 3 or more.
  • the concentration of Sb in the first layer 31 D is preferably 1 ⁇ 10 20 cm ⁇ 3 or less.
  • the concentration of Sb takes a value obtained by dividing the integral value of the concentration distribution in the thickness direction of each layer, measured using SIMS, by the thickness of that layer.
  • SIMS is used to perform measurement of the Sb concentration distribution in the thickness direction in three positions.
  • the concentration of Sb is calculated for each layer in those positions, and their average value is considered as the Sb concentration in that layer.
  • a method of performing measurement from the substrate 20 side backside SIMS may be used. Measurement performed using such a method enables more accurate measurement of the Sb concentration distribution in the thickness direction.
  • the second buffer layer 32 is a semiconductor layer disposed on and in contact with a main surface 31 A of the first buffer layer 31 on the side opposite to the first main surface 31 B.
  • the second buffer layer 32 is composed of InGaAs which is a ternary III-V compound semiconductor. Specifically, InGaAs having an n-type conductivity (n-InGaAs), for example, is adopted as the compound semiconductor forming the second buffer layer 32 .
  • the n-type impurity contained in the second buffer layer 32 may be Si, for example.
  • the second buffer layer 32 includes a second layer 32 D having a lower concentration of Sb than the first layer 31 D.
  • the second layer 32 D is arranged to include a second main surface 32 B which is a main surface of the second buffer layer 32 on the first buffer layer 31 side.
  • the second buffer layer 32 has a fourth layer 32 E in a region other than the second layer 32 D coming into contact with the first buffer layer 31 .
  • the concentration of Sb is 1 ⁇ 10 20 cm ⁇ 3 or less, it is determined that the second layer 32 D has been formed.
  • the concentration of Sb in the second layer 32 D is preferably 1 ⁇ 10 17 cm ⁇ 3 or less, and more preferably 1 ⁇ 10 16 cm ⁇ 3 or less.
  • the second buffer layer 32 in the present embodiment has a thickness of 100 nm or more and 200 nm or less, for example.
  • the light-receiving layer 40 is disposed on and in contact with a main surface 32 A of the second buffer layer 32 on the side opposite to the second main surface 32 B.
  • the light-receiving layer 40 has a quantum well structure having two element layers of III-V compound semiconductors stacked alternately. More specifically, the light-receiving layer 40 has a structure in which first element layers 41 and second element layers 42 are alternately stacked.
  • the light-receiving layer 40 in the present embodiment has a type-II quantum well structure.
  • the material forming the first element layer 41 may be, for example, In x Ga 1 ⁇ x As (where x is 0.38 or more and 1 or less).
  • the first element layer 41 is a layer in which Sb is not added intentionally (during its growth, no Sb source gas is intentionally added to the source gases).
  • the material forming the second element layer 42 may be, for example, GaAs 1 ⁇ y Sb y (where y is 0.36 or more and 1 or less) containing Sb as a group V element. It should be noted that the materials for the first element layer 41 and the second element layer 42 are not limited to those described above.
  • the material forming the first element layer 41 may be Ga 1 ⁇ u In u N v As 1 ⁇ v (where u is 0.4 or more and 0.8 or less, and v is more than 0 and not more than 0.2), and the material forming the second element layer 42 may be GaAs 1 ⁇ y Sb y (where y is 0.36 or more and 0.62 or less) containing Sb as a group V element, for example.
  • the first element layer 41 and the second element layer 42 may each have a thickness of 5 nm, for example.
  • the light-receiving layer 40 may have a stack of, for example, 250 unit structures each composed of a pair of the first element layer 41 and the second element layer 42 . In other words, the light-receiving layer 40 may have a thickness of 2.5 ⁇ m, for example.
  • InAs may be adopted as the material forming the first element layer 41
  • GaSb as the material forming the second element layer 42 .
  • the block layer 50 is disposed on and in contact with a main surface 40 A of the light-receiving layer 40 on the side opposite to the side facing the second buffer layer 32 .
  • the block layer 50 is composed of a III-V compound semiconductor.
  • the III-V compound semiconductor forming the block layer 50 may be InGaAs, for example. Specifically, undoped InGaAs (ud-InGaAs), for example, is adopted as the compound semiconductor forming the block layer 50 .
  • the block layer 50 disposed suppresses diffusion of impurity contained in the contact layer 60 to the light-receiving layer 40 .
  • the contact layer 60 is disposed on and in contact with a main surface 50 A of the block layer 50 on the side opposite to the side facing the light-receiving layer 40 .
  • the contact layer 60 is composed of a III-V compound semiconductor.
  • the III-V compound semiconductor forming the contact layer 60 may be, for example, InP, InAs, GaSb, GaAs, or InGaAs. Specifically, InP having a p conductivity (p-InP), for example, is adopted as the compound semiconductor forming the contact layer 60 .
  • the p-type impurity contained in the contact layer 60 may be Zn, for example.
  • the first buffer layer 31 composed of InP containing Sb is formed on the substrate 20 composed of InP.
  • the first layer 31 D having a high concentration of Sb is formed to include the first main surface 31 B. Introducing Sb into the region coming into contact with the substrate 20 enables forming the first buffer layer 31 excellent in surface flatness.
  • the second buffer layer 32 composed of InGaAs is then formed on the first buffer layer 31 .
  • the second layer 32 D having a lower concentration of Sb than the first layer 31 D is formed to include the second main surface 32 B.
  • the semiconductor laminate 10 of the present embodiment is a semiconductor laminate including the InGaAs second buffer layer 32 having excellent surface flatness.
  • the first layer 31 D has the concentration of Sb of 1 ⁇ 10 16 cm ⁇ 3 or more. Setting the Sb concentration in the first layer 31 D within this range more reliably ensures excellent surface flatness of the second buffer layer 32 .
  • the concentration of Sb in the first layer 31 D is more preferably 1 ⁇ 10 17 cm ⁇ 3 or more. This can further improve the surface flatness of the second buffer layer 32 .
  • the second layer 32 D has the concentration of Sb of 1 ⁇ 10 20 cm ⁇ 3 or less. Setting the Sb concentration in the second layer 32 D within this range more reliably ensures excellent surface flatness of the second buffer layer 32 .
  • the ratio of a difference between a maximum value and a minimum value of the Sb concentration with respect to the maximum value is 50% or less. Setting the ratio to 50% or less enables forming the first buffer layer 31 having favorable surface flatness. It is therefore possible to more reliably ensure excellent surface flatness of the second buffer layer 32 .
  • the above-described ratio is preferably 20% or less, and further preferably 10% or less.
  • the determination whether the ratio is 50% or less is made for example in the following manner. SIMS is used to perform linear analysis of the Sb concentration in the thickness direction in three positions, for example.
  • the ratio of the difference between the maximum value and the minimum value of the Sb concentration to the maximum value is calculated for each position. When their average value is 50% or less, the condition is determined to be satisfied.
  • the first buffer layer 31 has a thickness of 10 nm or more and 50 nm or less. If the thickness of the first buffer layer 31 is less than 10 nm, the effect of improving the surface flatness of the second buffer layer 32 may be small. If the thickness of the first buffer layer 31 exceeds 50 nm, it may be difficult to ensure sufficient surface flatness of the first buffer layer 31 . Setting the thickness of the first buffer layer 31 within the above-described range more reliably ensures excellent surface flatness of the second buffer layer 32 .
  • the buffer layer 30 , the light-receiving layer 40 , the block layer 50 , and the contact layer 60 are preferably stacked on the substrate 20 , without formation of any regrowth interface. This can further improve the sensitivity.
  • the concentrations of oxygen, carbon, and hydrogen in the interface between the buffer layer 30 and the light-receiving layer 40 , the interface between the light-receiving layer 40 and the block layer 50 , and the interface between the block layer 50 and the contact layer 60 are each preferably 1 ⁇ 10 17 cm ⁇ 3 or less. This can further improve the sensitivity.
  • the buffer layer 30 , the light-receiving layer 40 , the block layer 50 , and the contact layer 60 are preferably formed by metalorganic vapor phase epitaxy (MOVPE). This facilitates obtaining the semiconductor laminate 10 composed of high-quality crystals.
  • MOVPE metalorganic vapor phase epitaxy
  • the first layer 31 D may be formed as the entirety of the first buffer layer 31 , or it may be formed as a portion in the thickness direction.
  • FIG. 3 illustrates a modified example of the semiconductor laminate 10 in the present embodiment. Referring to FIG. 3 , the first layer 31 D is formed in a portion in the thickness direction.
  • a third layer 31 E having a lower concentration of Sb than the first layer 31 D is arranged on and in contact with a main surface 311 of the first layer 31 D on the side opposite to the side facing the substrate. As explained above, it is important to arrange the first layer 31 D having a high concentration of Sb in the region coming into contact with the substrate 20 from the standpoint of improving the surface flatness of the first buffer layer 31 .
  • the first buffer layer 31 does not necessarily have to be the first layer 31 D as a whole. It is possible to form the first buffer layer 31 having excellent surface flatness even when adopting the structure in which the first layer 31 D is formed only in the portion coming into contact with the substrate 20 .
  • an infrared light-receiving element 1 in the present embodiment is produced using the semiconductor laminate 10 in the present embodiment, and includes: a substrate 20 , a buffer layer 30 , a light-receiving layer 40 , a block layer 50 , and a contact layer 60 stacked as in the semiconductor laminate 10 .
  • the infrared light-receiving element 1 has a trench 99 formed to penetrate through the contact layer 60 , the block layer 50 , and the light-receiving layer 40 , to reach the buffer layer 30 .
  • the trench 99 has a bottom wall 99 B located in the second buffer layer 32 . That is, the second buffer layer 32 is exposed on the bottom wall 99 B of the trench 99 .
  • the infrared light-receiving element 1 further includes a passivation film 80 , an n-electrode 91 , and a p-electrode 92 .
  • the passivation film 80 is disposed to cover the bottom wall 99 B of the trench 99 , the side wall 99 A of the trench 99 , and a main surface 60 A of the contact layer 60 on the side opposite to the side facing the block layer 50 .
  • the passivation film 80 is composed of an insulator such as silicon nitride or silicon oxide.
  • the passivation film 80 covering the bottom wall 99 B of the trench 99 has an opening 81 formed to penetrate through the passivation film 80 in the thickness direction.
  • An n-electrode 91 is disposed to fill in the opening 81 .
  • the n-electrode 91 is disposed to contact the second buffer layer 32 exposed at the opening 81 .
  • the n-electrode 91 is composed of an electric conductor such as metal. More specifically, the n-electrode 91 may be composed of titanium (Ti)/platinum (Pt)/gold (Au), for example.
  • the n-electrode 91 is in ohmic contact with the buffer layer 30 .
  • the passivation film 80 covering the main surface 60 A of the contact layer 60 has an opening 82 formed to penetrate through the passivation film 80 in the thickness direction.
  • a p-electrode 92 is disposed to fill in the opening 82 .
  • the p-electrode 92 is disposed to contact the contact layer 60 exposed at the opening 82 .
  • the p-electrode 92 is composed of an electric conductor such as metal. More specifically, the p-electrode 92 may be composed of Ti/Pt/Au, for example.
  • the p-electrode 92 is in ohmic contact with the contact layer 60 .
  • infrared rays When infrared rays enter this infrared light-receiving element 1 , the infrared rays are absorbed between quantum levels in the light-receiving layer 40 , resulting in generation of electron-hole pairs. The electrons and holes thus generated are output as photocurrent signals from the infrared light-receiving element 1 , whereby the infrared rays are detected.
  • the infrared light-receiving element 1 may include only one p-electrode 92 as the pixel electrode as shown in FIG. 2 , or it may include two or more pixel electrodes (p-electrodes 92 ).
  • the infrared light-receiving element 1 may have a structure in which, with the structure shown in FIG. 2 as a unit structure, a plurality of such unit structures are repeated in the direction along the one main surface 20 A of the substrate 20 in FIG. 2 .
  • the infrared light-receiving element 1 has a plurality of p-electrodes 92 corresponding to pixels, while it has only one n-electrode 91 disposed. Such a structure will be described later in Embodiment 2.
  • the infrared light-receiving element 1 of the present embodiment includes the semiconductor laminate 10 of the present embodiment described above. This ensures excellent crystallinity of the light-receiving layer 40 . As a result, the dark current in the infrared light-receiving element 1 is reduced. Accordingly, the infrared light-receiving element 1 of the present embodiment provides a highly sensitive light-receiving element.
  • a method of producing a semiconductor laminate 10 and an infrared light-receiving element 1 in the present embodiment will now be outlined with reference to FIGS. 4 to 10 .
  • a substrate preparation step is firstly performed as a step S 10 .
  • a substrate 20 of n-InP having a diameter of two inches (50.8 mm), for example, is prepared. More specifically, an ingot of InP is sliced to obtain a substrate 20 of InP. A surface of the substrate 20 is polished and then subjected to cleaning and other processes, whereby the substrate 20 having the main surface 20 A for which flatness and cleanliness are ensured is prepared.
  • an epi layer formation step is performed as a step S 20 .
  • a buffer layer 30 a light-receiving layer 40 , a block layer 50 , and a contact layer 60 as the epi layers are formed on the main surface 20 A of the substrate 20 prepared in the step S 10 .
  • the epi layers can be formed by MOVPE, for example.
  • the substrate 20 can be placed on a rotary table equipped with a heater for heating the substrate, for example, and the source gases are supplied onto the substrate 20 while the substrate is being heated by the heater. Referring to FIG.
  • the step S 20 includes a first buffer layer formation step S 21 , a second buffer layer formation step S 22 , a light-receiving layer formation step S 23 , a block layer formation step S 24 , and a contact layer formation step S 25 .
  • a first buffer layer 31 of n-InP is firstly formed by MOVPE on and in contact with the main surface 20 A of the substrate 20 .
  • TMIn trimethylindium
  • TBP tertiarybutylphosphine
  • Si is to be added as the n-type impurity
  • silane SiH 4
  • monomethylsilane SiH 3 (CH 3 )
  • TeESi tetraethylsilane
  • a first layer 31 D having a higher concentration of Sb than the substrate 20 is formed to include a first main surface 31 B.
  • Sb is introduced so as to attain the concentration of not less than 1 ⁇ 10 16 cm ⁇ 3 and less than 1 ⁇ 10 21 cm ⁇ 3 .
  • TMSb trimethylantimony
  • TESb triethylantimony
  • TIPSb triisopropylantimony
  • TDMASb trisdimethylaminoantimony
  • TTBSb tritertiarybutylantimony
  • a second buffer layer 32 of n-InGaAs is formed on and in contact with a main surface 31 A of the first buffer layer 31 on the side opposite to the side facing the substrate 20 .
  • the second buffer layer 32 may be formed by MOVPE continuously following the formation of the first buffer layer 31 .
  • TMIn or triethylindium may be used as the In source gas, triethylgallium (TEGa) or trimethylgallium (TMGa), for example, as the Ga source gas, and arsine (AsH 3 ), tertiarybutylarsine (TBAs), or trimethylarsenic (TMAs), for example, as the As source gas.
  • TAAs triethylgallium
  • TSAs tertiarybutylarsine
  • TMAs trimethylarsenic
  • SiH 4 , SiH 3 (CH 3 ), or TeESi may be added to the source gases.
  • a second layer 32 D having a lower concentration of Sb than the first layer 31 D is formed to include a second main surface 32 B. Specifically, Sb is not introduced while the second layer 32 D is being formed. As a result, the second layer 32 D having the Sb concentration of 1 ⁇ 10 20 cm ⁇ 3 or less is formed.
  • first element layers 41 of In x Ga 1 ⁇ x As (where x is 0.38 or more and 1 or less) as a III-V compound semiconductor and second element layers 42 of GaAs 1 ⁇ y Sb y (where y is 0.36 or more and 1 or less) as a III-V compound semiconductor, for example, are alternately stacked to form the light-receiving layer 40 .
  • the light-receiving layer 40 may be formed by MOVPE continuously following the formation of the second buffer layer 32 . Specifically, with the substrate 20 placed within the device that has been used for forming the second buffer layer 32 , the source gases are replaced to form the light-receiving layer 40 .
  • TMIn or TEIn may be used as the In source, TEGa or TMGa, for example, as the Ga source, and TBAs or TMAs, for example, as the As source.
  • TEGa or TMGa for example, may be used as the Ga source, TBAs or TMAs, for example, as the As source, and TMSb, TESb, TIPSb, TDMASb, or TTBSb, for example, as the Sb source.
  • first element layer 41 and the second element layer 42 each having a thickness of for example 5 nm
  • a stack of 250 unit structures for example, each composed of a pair of the first element layer 41 and the second element layer 42 , may be formed.
  • the light-receiving layer 40 as the type-II quantum well is formed.
  • a block layer 50 of ud-InGaAs is formed on and in contact with a main surface 40 A of the light-receiving layer 40 on the side opposite to the side facing the second buffer layer 32 .
  • the block layer 50 may be formed by MOVPE continuously following the formation of the light-receiving layer 40 .
  • the source gases are replaced to form the block layer 50 .
  • a contact layer 60 of p-InP is formed on and in contact with a main surface 50 A of the block layer 50 on the side opposite to the side facing the light-receiving layer 40 .
  • the contact layer 60 may be formed by MOVPE continuously following the formation of the block layer 50 .
  • the source gases are replaced to form the contact layer 60 .
  • Zn is to be added as the p-type impurity, dimethylzinc (DMZn) or diethylzinc (DEZn), for example, may be added to the source gases.
  • step S 20 completes the semiconductor laminate 10 in the present embodiment.
  • Performing the step S 20 by MOVPE as described above can improve the production efficiency of the semiconductor laminate 10 .
  • the step S 20 is not limited to MOVPE that uses solely metal-organic sources.
  • MOVPE that uses hydrides, such as AsH 3 as the As source and/or SiH 4 as the Si source may also be used, although adopting the MOVPE exclusively using the metal-organic sources can provide the semiconductor laminate 10 made up of high-quality crystals.
  • the step S 20 may also be performed by a method other than MOVPE, for example by molecular beam epitaxy (MBE).
  • MBE molecular beam epitaxy
  • the steps S 21 through S 25 are preferably performed so as to allow the buffer layer 30 , the light-receiving layer 40 , the block layer 50 , and the contact layer 60 to be stacked without formation of any regrowth interface. With this, the semiconductor laminate 10 contributing to improved sensitivity can be obtained.
  • a trench formation step is performed as a step S 30 .
  • a trench 99 is formed in the semiconductor laminate 10 produced in the steps S 10 and S 20 above, to penetrate through the contact layer 60 , the block layer 50 , and the light-receiving layer 40 to reach the buffer layer 30 .
  • the trench 99 can be formed by etching, for example, following formation of a mask layer having an opening corresponding to the shape of the trench 99 on a main surface 60 A of the contact layer 60 .
  • a passivation film formation step is performed as a step S 40 .
  • a passivation film 80 is formed on the semiconductor laminate 10 with the trench 99 formed in the step S 30 .
  • the passivation film 80 of an insulator such as silicon oxide or silicon nitride is formed by chemical vapor deposition (CVD), for example.
  • the passivation film 80 is formed to cover a bottom wall 99 B of the trench 99 , a side wall 99 A of the trench 99 , and the main surface 60 A of the contact layer 60 on the side opposite to the side facing the block layer 50 .
  • an electrode formation step is performed as a step S 50 .
  • this step S 50 referring to FIGS. 10 and 2 , an n-electrode 91 and a p-electrode 92 are formed on the semiconductor laminate 10 with the passivation film 80 formed in the step S 40 .
  • a mask having openings in positions corresponding to the regions where the n-electrode 91 and the p-electrode 92 are to be formed is formed on the passivation film 80 , and this mask is used to form the openings 81 , 82 in the passivation film 80 .
  • the n-electrode 91 and the p-electrode 92 of appropriate electric conductors are formed by vapor deposition, for example.
  • the above procedure completes the infrared light-receiving element 1 in the present embodiment.
  • dicing for example, is performed to obtain separate elements.
  • an infrared light-receiving element 1 in Embodiment 2 has a structure in which, with the structure shown in FIG. 2 as a unit structure, a plurality of such unit structures are repeated in a direction along one main surface 20 A of a substrate 20 .
  • the infrared light-receiving element 1 has a plurality of p-electrodes 92 corresponding to pixels, while only one n-electrode 91 is disposed.
  • the n-electrode 91 of the infrared light-receiving element 1 in Embodiment 2 is formed on a bottom wall of a trench 99 located at an end in the direction along the substrate 20 . Further, no p-electrode 92 is provided on a contact layer 60 adjacent to the trench 99 located at this end.
  • An infrared sensor 100 in the present embodiment includes the infrared light-receiving element 1 having such a structure, and a read-out circuit (read-out integrated circuit; ROIC) 70 electrically connected to the infrared light-receiving element 1 .
  • the read-out circuit 70 is, for example, a complementary metal oxide semiconductor (CMOS) circuit.
  • CMOS complementary metal oxide semiconductor
  • a plurality of read-out electrodes (not shown) provided on a body 71 of the read-out circuit 70 and the plurality of p-electrodes 92 serving as pixel electrodes in the infrared light-receiving element 1 are electrically connected in one-to-one relationship via corresponding bumps 73 .
  • the infrared light-receiving element 1 also has wiring 75 formed to contact the n-electrode 91 , and to extend along the bottom wall and the side wall of the trench 99 where the n-electrode 91 is located, to reach above the contact layer 60 .
  • the wiring 75 and a ground electrode (not shown) provided on the body 71 of the read-out circuit 70 are electrically connected via a bump 72 .
  • optical information received for individual pixels of the infrared light-receiving element 1 is output from the p-electrodes 92 (pixel electrodes) to the corresponding read-out electrodes in the read-out circuit 70 .
  • the received optical information is integrated in the read-out circuit 70 , so that a two-dimensional image, for example, is obtained.
  • Embodiment 3 of the light-receiving element in the present disclosure.
  • An infrared light-receiving element 1 in Embodiment 3 basically has a similar structure as and provides similar effects as the infrared light-receiving element 1 in Embodiment 2.
  • Embodiment 3 differs from Embodiment 2 in that the unit structures corresponding to the pixels of the infrared light-receiving element 1 are isolated from each other, not by the trenches 99 , but by regions where no impurity is diffused. The following description will focus primarily on the differences from Embodiment 2.
  • a contact layer 60 in the present embodiment is composed of undoped InP (ud-InP).
  • the contact layer 60 has a plurality of diffusion regions 61 formed at intervals, with an impurity diffused therein.
  • the diffusion regions 61 have a p-type conductivity.
  • Each diffusion region 61 is formed to extend, in the thickness direction, from a main surface 60 A of the contact layer 60 on the side opposite to the side facing the block layer 50 , down to reach the block layer 50 .
  • the impurity contained in the diffusion region 61 may be Zn, for example.
  • the diffusion region 61 can be formed for example as follows. Firstly, a semiconductor laminate 10 is produced in a similar procedure as in Embodiment 1. At this time, the contact layer 60 is undoped, as explained above. Next, a pair of trenches 98 are formed at respective ends in the direction along the substrate 20 . Each trench 98 is formed to penetrate through the contact layer 60 , the block layer 50 , and the light-receiving layer 40 , to have its bottom wall 98 B located in the second buffer layer 32 . Next, a mask layer 83 is formed to cover a side wall 98 A of the trench 98 and the main surface 60 A of the contact layer 60 on the side opposite to the side facing the block layer 50 .
  • the mask layer 83 is composed of silicon nitride, for example.
  • a plurality of openings 84 are formed at intervals to penetrate therethrough in the thickness direction.
  • the openings 84 are positioned in regions where the diffusion regions 61 are to be formed.
  • the impurity such as Zn is diffused from the openings 84 of the mask layer 83 .
  • the diffusion regions 61 having the impurity diffused therein and regions 62 having no impurity diffused therein are formed in the contact layer 60 .
  • Each region 62 having no impurity diffused therein isolates the neighboring unit structures corresponding to the pixels of the infrared light-receiving element 1 from each other.
  • the infrared light-receiving element 1 includes a passivation film 85 , n-electrodes 94 , and p-electrodes 93 .
  • the passivation film 85 is disposed on and in contact with a main surface 83 A of the mask layer 83 on the side opposite to the side facing the contact layer 60 .
  • the passivation film 85 has a plurality of openings 86 formed at intervals to penetrate therethrough in the thickness direction, so as to be aligned with the openings 84 .
  • Each p-electrode 93 is arranged to fill in the corresponding openings 84 and 86 .
  • the p-electrode 93 is disposed to contact the contact layer 60 exposed at the opening 84 .
  • the p-electrode 93 may be composed of gold (Au)/zinc (Zn), for example.
  • Each n-electrode 94 is disposed to contact the second buffer layer 32 at the bottom wall 98 B of the trench 98 , and to extend along and reach above the mask layer 83 that has been formed to cover the side wall 98 A of the trench 98 and the main surface 60 A of the contact layer 60 .
  • the n-electrode 94 may be composed of gold (Au)/germanium (Ge)/nickel (Ni), for example.
  • a plurality of read-out electrodes (not shown) in the read-out circuit 70 and the plurality of p-electrodes 93 in the infrared light-receiving element 1 are electrically connected via corresponding bumps 77 .
  • the ground electrodes (not shown) in the read-out circuit 70 and the n-electrodes 94 in the infrared light-receiving element 1 are electrically connected via corresponding bumps 76 .
  • the infrared light-receiving element 1 in Embodiment 3 described above can also provide a highly sensitive light-receiving element as in Embodiment 1.
  • a semiconductor laminate 10 was produced in a similar manner as in Embodiment 1 above.
  • InP containing S as the impurity was used for the substrate 20 .
  • For the first buffer layer 31 an InP layer having a thickness of 10 nm and containing Si as the impurity was formed while Sb was being introduced in the source gases.
  • For the second buffer layer 32 an InGaAs layer having a thickness of 150 nm and containing Si as the impurity was formed while no Sb was being introduced in the source gases.
  • the light-receiving layer 40 250 pairs of 5 nm-thick InGaAs first element layers 41 and 5 nm-thick GaAsSb second element layers 42 were alternately stacked.
  • an ud-InGaAs layer having a thickness of 1000 nm was formed.
  • an InP layer having a thickness of 750 nm and containing Zn as the impurity was formed.
  • the concentration distribution of Sb was measured in the substrate 20 , the buffer layer 30 , and the light-receiving layer 40 , in the thickness direction of the semiconductor laminate 10 .
  • the concentration distribution of Sb in the thickness direction of the semiconductor laminate 10 was measured by double-focus magnetic-sector SIMS, using an instrument manufactured by CAMECA. Sputtering for the SIMS analysis was performed using cesium ions (Cs + ). The cesium ion acceleration voltage was 15 keV. The beam diameter was 20 ⁇ m or less. The raster region was a square region with a side of 150 ⁇ m. The analysis region was a circular region with a diameter of 60 ⁇ m. The degree of vacuum during the measurement was 1 ⁇ 10 ⁇ 7 Pa. In FIG. 13 , the horizontal axis represents distance in the thickness direction of the semiconductor laminate 10 , and the vertical axis represents Sb concentration (cm ⁇ 3 ).
  • the measurement limit (lower limit) of the Sb concentration is 1 ⁇ 10 16 cm ⁇ 3 .
  • the Sb concentration of 1 ⁇ 10 16 cm ⁇ 3 in FIG. 13 is determined to indicate the Sb concentration of the measurement limit or less.
  • the region S 1 corresponds to the substrate 20 .
  • the region S 2 corresponds to the first buffer layer 31 .
  • the regions S 3 and S 4 correspond to the second buffer layer 32 .
  • the region S 5 corresponds to the light-receiving layer 40 .
  • the concentration of Sb increases abruptly at the boundary of the regions S 1 and S 2 . In the region S 2 , a region having a higher concentration of Sb than the region S 1 has been formed.
  • the first layer 31 D that is high in Sb concentration has been formed in the region S 2 .
  • the ratio of the difference between the maximum value and the minimum value of the Sb concentration with respect to the maximum value is 47%.
  • the Sb concentration decreases abruptly at the boundary of the regions S 2 and S 3 .
  • the region S 3 corresponds to the second layer 32 D.
  • the Sb concentration increases abruptly at the boundary of the regions S 3 and S 4 .
  • the Sb concentration increases in the region S 4 conceivably because of Sb diffused from the light-receiving layer 40 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Electromagnetism (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Materials Engineering (AREA)
  • Light Receiving Elements (AREA)

Abstract

A semiconductor laminate includes a substrate composed of InP, a first buffer layer composed of InP containing less than 1×1021 cm−3 Sb and disposed on the substrate, and a second buffer layer composed of InGaAs and disposed on the first buffer layer. The first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface which is a main surface of the first buffer layer on the substrate side. The second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface which is a main surface of the second buffer layer on the first buffer layer side.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
The present disclosure claims priority based on Japanese Patent Application No. 2019-4259 filed on Jan. 15, 2019, and the entire contents of this Japanese Patent Application are herein incorporated by reference.
BACKGROUND
The present disclosure relates to a semiconductor laminate and a light-receiving element.
Semiconductor laminates composed of III-V compound semiconductors can be used to produce light-receiving elements adaptable to infrared light. Specifically, an InGaAs buffer layer, a light-receiving layer, and a contact layer are sequentially stacked on an InP substrate, for example, and appropriate electrodes are further formed, to obtain a light-receiving element for infrared light (see, for example, Japanese Patent Application Laid-Open No. 2011-101032). As one of such light-receiving elements, a photodiode having a cutoff wavelength of 2 μm to 5 μm has been reported (see, for example, R. Sidhu, et al., “A Long-Wavelength Photodiode on InP Using Lattice-Matched GaInAs—GaAsSb Type-II Quantum Wells”, IEEE PHOTONICS TECHNOLOGY LETTERS, VOL. 17, NO. 12, DECEMBER 2005, pp. 2715-2717).
SUMMARY
A semiconductor laminate according to the present disclosure includes: a substrate composed of InP; a first buffer layer composed of InP containing less than 1×1021 cm−3 Sb and disposed on the substrate; and a second buffer layer composed of InGaAs and disposed on the first buffer layer. The first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface as a main surface of the first buffer layer on the substrate side. The second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface as a main surface of the second buffer layer on the first buffer layer side.
BRIEF DESCRIPTION OF DRAWINGS
The foregoing and other purposes, aspects and advantages will be better understood from the following detailed description of preferred embodiments of the invention with reference to the drawings, in which:
FIG. 1 is a schematic cross-sectional view showing the structure of a semiconductor laminate in Embodiment 1;
FIG. 2 is a schematic cross-sectional view showing the structure of a light-receiving element in Embodiment 1;
FIG. 3 is a schematic cross-sectional view showing the structure of a modified example in Embodiment 1;
FIG. 4 is a flowchart schematically illustrating a method for producing a semiconductor laminate and a light-receiving element in Embodiment 1;
FIG. 5 is a flowchart schematically illustrating the procedure of an epi layer formation step in Embodiment 1;
FIGS. 6 to 10 are schematic cross-sectional views illustrating the method for producing a semiconductor laminate and a light-receiving element in Embodiment 1;
FIG. 11 is a schematic cross-sectional view showing the structure of a light-receiving element and a sensor in Embodiment 2;
FIG. 12 is a schematic cross-sectional view showing the structure of a light-receiving element and a sensor in Embodiment 3; and
FIG. 13 is a diagram showing, by way of example, Sb concentration profile in the thickness direction of a semiconductor laminate.
 DESCRIPTION OF EMBODIMENTS Description of Embodiments of the Present Disclosure
In order to ensure good crystallinity of a light-receiving layer which will considerably affect the performance of the light-receiving element, it is necessary to impart good surface flatness to the InGaAs buffer layer serving as the underlayer of the light-receiving layer. Thus, an object is to provide a semiconductor laminate and a light-receiving element that include an InGaAs buffer layer having excellent surface flatness.
The present disclosure can provide a semiconductor laminate and a light-receiving element that include an InGaAs buffer layer having excellent surface flatness.
Embodiments of the present disclosure will be listed and described first. A semiconductor laminate of the present disclosure includes a substrate composed of indium phosphide (InP), a first buffer layer composed of InP containing less than 1×1021 cm−3 Sb and disposed on the substrate, and a second buffer layer composed of indium gallium arsenide (InGaAs) and disposed on the first buffer layer. The first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface which is a main surface of the first buffer layer on the substrate side. The second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface which is a main surface of the second buffer layer on the first buffer layer side.
The present inventors studied the way of forming an InGaAs buffer layer while ensuring excellent surface flatness, and have found that the surface flatness can be improved in the following manner. A first buffer layer composed of InP containing Sb is formed on a substrate composed of InP. In forming the first buffer layer, a first layer having a high concentration of Sb is formed to include a first main surface as the main surface on the substrate side. Introducing Sb in the region coming into contact with the substrate makes it possible to obtain a first buffer layer excellent in surface flatness. The reasons why the surface flatness of the first buffer layer is improved are conceivably for example as follows. When the first layer is formed in the first buffer layer, a crystal nucleus including Sb is formed easily on the substrate. This crystal nucleus serves as the starting point to facilitate two-dimensional growth of InP, so that a first buffer layer having good surface flatness is formed. A second buffer layer composed of InGaAs is formed on the first buffer layer. In forming the second buffer layer, a second layer having a lower concentration of Sb than the first layer is formed to include a second main surface as the main surface on the first buffer layer side. The second buffer layer is formed, not directly on the InP substrate, but on the first buffer layer, and the concentration of unnecessary Sb in the region coming into contact with the first buffer layer is reduced, whereby the second buffer layer of InGaAs excellent in surface flatness is formed. Accordingly, the semiconductor laminate of the present disclosure provides a semiconductor laminate that includes an InGaAs buffer layer having excellent surface flatness.
In the semiconductor laminate described above, the concentration of Sb in the first layer may be 1×1016 cm−3 or more. Setting the Sb concentration in the first layer within this range more reliably ensures excellent surface flatness of the second buffer layer.
In the semiconductor laminate described above, the concentration of Sb in the first layer may be 1×1017 cm−3 or more. This ensures further improved surface flatness of the second buffer layer.
In the semiconductor laminate described above, the concentration of Sb in the second layer may be 1×1020 cm−3 or less. Setting the Sb concentration in the second layer within this range more reliably ensures excellent surface flatness of the second buffer layer.
In the semiconductor laminate described above, in the Sb concentration distribution in the thickness direction of the first buffer layer, the ratio of a difference between a maximum value and a minimum value of the Sb concentration with respect to the maximum value may be 50% or less. Setting the ratio to 50% or less enables forming the first buffer layer having favorable surface flatness. It is therefore possible to more reliably ensure excellent surface flatness of the second buffer layer.
In the semiconductor laminate described above, the first buffer layer may have a thickness of 10 nm or more and 50 nm or less. If the thickness of the first buffer layer is less than 10 nm, the effect of improving the surface flatness of the second buffer layer may be small. If the thickness of the first buffer layer exceeds 50 nm, it may be difficult to ensure sufficient surface flatness of the first buffer layer. Setting the thickness of the first buffer layer within the above-described range can more reliably ensure excellent surface flatness of the second buffer layer.
The semiconductor laminate described above may further include a light-receiving layer composed of a III-V compound semiconductor and disposed on the second buffer layer. With such a light-receiving layer provided, it is possible to obtain a semiconductor laminate that can be used for producing a light-receiving element.
In the semiconductor laminate described above, the light-receiving layer may have a type-II quantum well structure. With this, it is possible to obtain a semiconductor laminate that can be used for producing a light-receiving element adaptable to infrared light.
In the semiconductor laminate described above, the type-II quantum well structure may be a multiple quantum well structure including pairs of layers of InxGa1−xAs (where x is 0.38 or more and 1 or less) and gallium arsenide antimonide (GaAs1−ySby; where y is 0.36 or more and 1 or less), or pairs of layers of gallium indium nitride arsenide (Ga1−uInuNvAs1−v; where u is 0.4 or more and 0.8 or less, and v is more than 0 and not more than 0.2) and GaAs1−ySby (where y is 0.36 or more and 0.62 or less). This facilitates forming the light-receiving layer that has the type-II quantum well structure suitable for a light-receiving element adaptable to near-infrared to mid-infrared light.
A light-receiving element of the present disclosure includes the semiconductor laminate described above, and electrodes formed on the semiconductor laminate. The light-receiving element of the present disclosure includes the above-described semiconductor laminate having the second buffer layer excellent in surface flatness. This ensures excellent crystallinity of the light-receiving layer. As a result, the dark current in the light-receiving element is reduced. Accordingly, the light-receiving element of the present disclosure provides a highly sensitive light-receiving element.
It should be noted that in each layer of the present disclosure, the concentration of Sb can be measured using secondary ion mass spectrometry (SIMS), for example. The Sb concentration takes a value obtained, for example, by dividing the integral value of the concentration distribution in the thickness direction in each layer by the thickness of that layer.
Details of Embodiments of the Present Disclosure
Embodiments of the semiconductor laminate according to the present disclosure will be described below with reference to the drawings. In the drawings below, the same or corresponding elements are denoted by the same reference numerals, and the description thereof will not be repeated.
Embodiment 1
Referring to FIG. 1, a semiconductor laminate 10 according to Embodiment 1 includes a substrate 20, a buffer layer 30, a light-receiving layer 40, a block layer 50, and a contact layer 60.
The substrate 20 is composed of InP which is a III-V compound semiconductor. The substrate 20 has a diameter of 50 mm or more, for example three inches. Adopting the substrate 20 composed of InP makes it possible to readily obtain a semiconductor laminate 10 suitable for producing a light-receiving element for infrared light. Specifically, InP having an n-type conductivity (n-InP), for example, is adopted as the compound semiconductor forming the substrate 20. The n-type impurity contained in the substrate 20 may be sulfur (S), for example. For the purposes of improving the production efficiency and yield of the semiconductor device (light-receiving element) using the semiconductor laminate 10, the diameter of the substrate 20 may be 80 mm or more (for example, four inches), further 105 mm or more (for example, five inches), and still further 130 mm or more (for example, six inches).
The buffer layer 30 includes a first buffer layer 31, and a second buffer layer 32 disposed on the first buffer layer 31. The first buffer layer 31 is a semiconductor layer disposed on and in contact with one main surface 20A of the substrate 20. The first buffer layer 31 is composed of InP which is a III-V compound semiconductor. Specifically, InP having an n-type conductivity (n-InP), for example, is adopted as the compound semiconductor forming the first buffer layer 31. The n-type impurity contained in the first buffer layer 31 may be silicon (Si), for example. In the present embodiment, the first buffer layer 31 has a thickness of, for example, 10 nm or more and 50 nm or less, more preferably 10 nm or more and 30 nm or less, and further preferably 10 nm or more and 20 nm or less.
The first buffer layer 31 contains less than 1×1021 cm−3 Sb. The first buffer layer 31 includes a first layer 31D having a higher concentration of Sb than the substrate 20. The first layer 31D is arranged to include a first main surface 31B which is a main surface of the first buffer layer 31 on the substrate 20 side. In the present embodiment, the first buffer layer 31 as a whole corresponds to the first layer 31D. In the present embodiment, the concentration of Sb in the first layer 31D is 1×1016 cm−3 or more, and more preferably 1×1017 cm−3 or more. The concentration of Sb in the first layer 31D is preferably 1×1020 cm−3 or less.
Here, the concentration of Sb takes a value obtained by dividing the integral value of the concentration distribution in the thickness direction of each layer, measured using SIMS, by the thickness of that layer. For example, SIMS is used to perform measurement of the Sb concentration distribution in the thickness direction in three positions. The concentration of Sb is calculated for each layer in those positions, and their average value is considered as the Sb concentration in that layer. For the SIMS measurement, a method of performing measurement from the substrate 20 side (backside SIMS) may be used. Measurement performed using such a method enables more accurate measurement of the Sb concentration distribution in the thickness direction.
The second buffer layer 32 is a semiconductor layer disposed on and in contact with a main surface 31A of the first buffer layer 31 on the side opposite to the first main surface 31B. The second buffer layer 32 is composed of InGaAs which is a ternary III-V compound semiconductor. Specifically, InGaAs having an n-type conductivity (n-InGaAs), for example, is adopted as the compound semiconductor forming the second buffer layer 32. The n-type impurity contained in the second buffer layer 32 may be Si, for example.
The second buffer layer 32 includes a second layer 32D having a lower concentration of Sb than the first layer 31D. The second layer 32D is arranged to include a second main surface 32B which is a main surface of the second buffer layer 32 on the first buffer layer 31 side. The second buffer layer 32 has a fourth layer 32E in a region other than the second layer 32D coming into contact with the first buffer layer 31. When the concentration of Sb is 1×1020 cm−3 or less, it is determined that the second layer 32D has been formed. In the present embodiment, the concentration of Sb in the second layer 32D is preferably 1×1017 cm−3 or less, and more preferably 1×1016 cm−3 or less. The second buffer layer 32 in the present embodiment has a thickness of 100 nm or more and 200 nm or less, for example.
The light-receiving layer 40 is disposed on and in contact with a main surface 32A of the second buffer layer 32 on the side opposite to the second main surface 32B. The light-receiving layer 40 has a quantum well structure having two element layers of III-V compound semiconductors stacked alternately. More specifically, the light-receiving layer 40 has a structure in which first element layers 41 and second element layers 42 are alternately stacked. The light-receiving layer 40 in the present embodiment has a type-II quantum well structure. The material forming the first element layer 41 may be, for example, InxGa1−xAs (where x is 0.38 or more and 1 or less). The first element layer 41 is a layer in which Sb is not added intentionally (during its growth, no Sb source gas is intentionally added to the source gases). The material forming the second element layer 42 may be, for example, GaAs1−ySby (where y is 0.36 or more and 1 or less) containing Sb as a group V element. It should be noted that the materials for the first element layer 41 and the second element layer 42 are not limited to those described above. For example, the material forming the first element layer 41 may be Ga1−uInuNvAs1−v (where u is 0.4 or more and 0.8 or less, and v is more than 0 and not more than 0.2), and the material forming the second element layer 42 may be GaAs1−ySby (where y is 0.36 or more and 0.62 or less) containing Sb as a group V element, for example.
Adopting such a multiple quantum well structure including the pairs of layers of InxGa1−xAs (where x is 0.38 or more and 1 or less) and GaAs1−ySby (where y is 0.36 or more and 1 or less), or the pairs of layers of Ga1−uInuNvAs1−v (where u is 0.4 or more and 0.8 or less and v is more than 0 and not more than 0.2) and GaAs1−ySby (where y is 0.36 or more and 0.62 or less), as the light-receiving layer 40 makes it possible to obtain a semiconductor laminate 10 that can be used for producing a light-receiving element suitable for detection of near-infrared to mid-infrared light.
The first element layer 41 and the second element layer 42 may each have a thickness of 5 nm, for example. The light-receiving layer 40 may have a stack of, for example, 250 unit structures each composed of a pair of the first element layer 41 and the second element layer 42. In other words, the light-receiving layer 40 may have a thickness of 2.5 μm, for example.
Further, InAs may be adopted as the material forming the first element layer 41, and GaSb as the material forming the second element layer 42. By adopting such a multiple quantum well structure that includes the pairs of layers of InAs and GaSb as the light-receiving layer 40, it is possible to obtain a semiconductor laminate 10 that can be used for producing a light-receiving element suitable for detection of infrared light having a wavelength of 4 μm to 12 μm.
Referring to FIG. 1, the block layer 50 is disposed on and in contact with a main surface 40A of the light-receiving layer 40 on the side opposite to the side facing the second buffer layer 32. The block layer 50 is composed of a III-V compound semiconductor.
The III-V compound semiconductor forming the block layer 50 may be InGaAs, for example. Specifically, undoped InGaAs (ud-InGaAs), for example, is adopted as the compound semiconductor forming the block layer 50. The block layer 50 disposed suppresses diffusion of impurity contained in the contact layer 60 to the light-receiving layer 40.
Referring to FIG. 1, the contact layer 60 is disposed on and in contact with a main surface 50A of the block layer 50 on the side opposite to the side facing the light-receiving layer 40. The contact layer 60 is composed of a III-V compound semiconductor.
The III-V compound semiconductor forming the contact layer 60 may be, for example, InP, InAs, GaSb, GaAs, or InGaAs. Specifically, InP having a p conductivity (p-InP), for example, is adopted as the compound semiconductor forming the contact layer 60. The p-type impurity contained in the contact layer 60 may be Zn, for example.
In the present embodiment, the first buffer layer 31 composed of InP containing Sb is formed on the substrate 20 composed of InP. In forming the first buffer layer 31, the first layer 31D having a high concentration of Sb is formed to include the first main surface 31B. Introducing Sb into the region coming into contact with the substrate 20 enables forming the first buffer layer 31 excellent in surface flatness.
The second buffer layer 32 composed of InGaAs is then formed on the first buffer layer 31. In forming the second buffer layer 32, the second layer 32D having a lower concentration of Sb than the first layer 31D is formed to include the second main surface 32B. With the second buffer layer 32 formed on the first buffer layer 31, instead of being formed directly on the substrate 20 composed of InP, and with the decreased concentration of unnecessary Sb in the region coming into contact with the first buffer layer 31, the second buffer layer 32 excellent in surface flatness is formed. Accordingly, the semiconductor laminate 10 of the present embodiment is a semiconductor laminate including the InGaAs second buffer layer 32 having excellent surface flatness.
In the embodiment described above, the first layer 31D has the concentration of Sb of 1×1016 cm−3 or more. Setting the Sb concentration in the first layer 31D within this range more reliably ensures excellent surface flatness of the second buffer layer 32. The concentration of Sb in the first layer 31D is more preferably 1×1017 cm−3 or more. This can further improve the surface flatness of the second buffer layer 32.
In the embodiment described above, the second layer 32D has the concentration of Sb of 1×1020 cm−3 or less. Setting the Sb concentration in the second layer 32D within this range more reliably ensures excellent surface flatness of the second buffer layer 32.
In the embodiment described above, in the concentration distribution of Sb in the thickness direction of the first buffer layer 31, the ratio of a difference between a maximum value and a minimum value of the Sb concentration with respect to the maximum value is 50% or less. Setting the ratio to 50% or less enables forming the first buffer layer 31 having favorable surface flatness. It is therefore possible to more reliably ensure excellent surface flatness of the second buffer layer 32. The above-described ratio is preferably 20% or less, and further preferably 10% or less. The determination whether the ratio is 50% or less is made for example in the following manner. SIMS is used to perform linear analysis of the Sb concentration in the thickness direction in three positions, for example. The ratio of the difference between the maximum value and the minimum value of the Sb concentration to the maximum value is calculated for each position. When their average value is 50% or less, the condition is determined to be satisfied.
In the embodiment described above, the first buffer layer 31 has a thickness of 10 nm or more and 50 nm or less. If the thickness of the first buffer layer 31 is less than 10 nm, the effect of improving the surface flatness of the second buffer layer 32 may be small. If the thickness of the first buffer layer 31 exceeds 50 nm, it may be difficult to ensure sufficient surface flatness of the first buffer layer 31. Setting the thickness of the first buffer layer 31 within the above-described range more reliably ensures excellent surface flatness of the second buffer layer 32.
In the semiconductor laminate 10, the buffer layer 30, the light-receiving layer 40, the block layer 50, and the contact layer 60 are preferably stacked on the substrate 20, without formation of any regrowth interface. This can further improve the sensitivity.
In the semiconductor laminate 10, the concentrations of oxygen, carbon, and hydrogen in the interface between the buffer layer 30 and the light-receiving layer 40, the interface between the light-receiving layer 40 and the block layer 50, and the interface between the block layer 50 and the contact layer 60 are each preferably 1×1017 cm−3 or less. This can further improve the sensitivity.
Further, in the semiconductor laminate 10, the buffer layer 30, the light-receiving layer 40, the block layer 50, and the contact layer 60 are preferably formed by metalorganic vapor phase epitaxy (MOVPE). This facilitates obtaining the semiconductor laminate 10 composed of high-quality crystals.
Modification
The first layer 31D may be formed as the entirety of the first buffer layer 31, or it may be formed as a portion in the thickness direction. FIG. 3 illustrates a modified example of the semiconductor laminate 10 in the present embodiment. Referring to FIG. 3, the first layer 31D is formed in a portion in the thickness direction. In the first buffer layer 31, a third layer 31E having a lower concentration of Sb than the first layer 31D is arranged on and in contact with a main surface 311 of the first layer 31D on the side opposite to the side facing the substrate. As explained above, it is important to arrange the first layer 31D having a high concentration of Sb in the region coming into contact with the substrate 20 from the standpoint of improving the surface flatness of the first buffer layer 31. This means that the first buffer layer 31 does not necessarily have to be the first layer 31D as a whole. It is possible to form the first buffer layer 31 having excellent surface flatness even when adopting the structure in which the first layer 31D is formed only in the portion coming into contact with the substrate 20.
A description will now be given of an infrared light-receiving element (photodiode) as an example of the light-receiving element produced using the semiconductor laminate 10 described above. Referring to FIG. 2, an infrared light-receiving element 1 in the present embodiment is produced using the semiconductor laminate 10 in the present embodiment, and includes: a substrate 20, a buffer layer 30, a light-receiving layer 40, a block layer 50, and a contact layer 60 stacked as in the semiconductor laminate 10. The infrared light-receiving element 1 has a trench 99 formed to penetrate through the contact layer 60, the block layer 50, and the light-receiving layer 40, to reach the buffer layer 30. This means that the contact layer 60, the block layer 50, and the light-receiving layer 40 are exposed on a side wall 99A of the trench 99. The trench 99 has a bottom wall 99B located in the second buffer layer 32. That is, the second buffer layer 32 is exposed on the bottom wall 99B of the trench 99.
The infrared light-receiving element 1 further includes a passivation film 80, an n-electrode 91, and a p-electrode 92. The passivation film 80 is disposed to cover the bottom wall 99B of the trench 99, the side wall 99A of the trench 99, and a main surface 60A of the contact layer 60 on the side opposite to the side facing the block layer 50. The passivation film 80 is composed of an insulator such as silicon nitride or silicon oxide.
The passivation film 80 covering the bottom wall 99B of the trench 99 has an opening 81 formed to penetrate through the passivation film 80 in the thickness direction. An n-electrode 91 is disposed to fill in the opening 81. The n-electrode 91 is disposed to contact the second buffer layer 32 exposed at the opening 81. The n-electrode 91 is composed of an electric conductor such as metal. More specifically, the n-electrode 91 may be composed of titanium (Ti)/platinum (Pt)/gold (Au), for example. The n-electrode 91 is in ohmic contact with the buffer layer 30.
The passivation film 80 covering the main surface 60A of the contact layer 60 has an opening 82 formed to penetrate through the passivation film 80 in the thickness direction. A p-electrode 92 is disposed to fill in the opening 82. The p-electrode 92 is disposed to contact the contact layer 60 exposed at the opening 82. The p-electrode 92 is composed of an electric conductor such as metal. More specifically, the p-electrode 92 may be composed of Ti/Pt/Au, for example. The p-electrode 92 is in ohmic contact with the contact layer 60.
When infrared rays enter this infrared light-receiving element 1, the infrared rays are absorbed between quantum levels in the light-receiving layer 40, resulting in generation of electron-hole pairs. The electrons and holes thus generated are output as photocurrent signals from the infrared light-receiving element 1, whereby the infrared rays are detected.
It should be noted that the p-electrode 92 is a pixel electrode. The infrared light-receiving element 1 may include only one p-electrode 92 as the pixel electrode as shown in FIG. 2, or it may include two or more pixel electrodes (p-electrodes 92). Specifically, the infrared light-receiving element 1 may have a structure in which, with the structure shown in FIG. 2 as a unit structure, a plurality of such unit structures are repeated in the direction along the one main surface 20A of the substrate 20 in FIG. 2. In this case, the infrared light-receiving element 1 has a plurality of p-electrodes 92 corresponding to pixels, while it has only one n-electrode 91 disposed. Such a structure will be described later in Embodiment 2.
The infrared light-receiving element 1 of the present embodiment includes the semiconductor laminate 10 of the present embodiment described above. This ensures excellent crystallinity of the light-receiving layer 40. As a result, the dark current in the infrared light-receiving element 1 is reduced. Accordingly, the infrared light-receiving element 1 of the present embodiment provides a highly sensitive light-receiving element.
A method of producing a semiconductor laminate 10 and an infrared light-receiving element 1 in the present embodiment will now be outlined with reference to FIGS. 4 to 10.
Referring to FIG. 4, in the method of producing the semiconductor laminate 10 and the infrared light-receiving element 1 in the present embodiment, a substrate preparation step is firstly performed as a step S10. In this step S10, referring to FIG. 6, a substrate 20 of n-InP having a diameter of two inches (50.8 mm), for example, is prepared. More specifically, an ingot of InP is sliced to obtain a substrate 20 of InP. A surface of the substrate 20 is polished and then subjected to cleaning and other processes, whereby the substrate 20 having the main surface 20A for which flatness and cleanliness are ensured is prepared.
Subsequently, an epi layer formation step is performed as a step S20. In this step S20, a buffer layer 30, a light-receiving layer 40, a block layer 50, and a contact layer 60 as the epi layers are formed on the main surface 20A of the substrate 20 prepared in the step S10. The epi layers can be formed by MOVPE, for example. In forming the epi layers by MOVPE, the substrate 20 can be placed on a rotary table equipped with a heater for heating the substrate, for example, and the source gases are supplied onto the substrate 20 while the substrate is being heated by the heater. Referring to FIG. 5, the step S20 includes a first buffer layer formation step S21, a second buffer layer formation step S22, a light-receiving layer formation step S23, a block layer formation step S24, and a contact layer formation step S25.
In the step S20, the step S21 is performed firstly. Specifically, referring to FIG. 6, a first buffer layer 31 of n-InP is firstly formed by MOVPE on and in contact with the main surface 20A of the substrate 20. In forming the n-InP first buffer layer 31, trimethylindium (TMIn), for example, may be used as the In source gas, and tertiarybutylphosphine (TBP), for example, as the P source gas. When Si is to be added as the n-type impurity, silane (SiH4), monomethylsilane (SiH3(CH3)), or tetraethylsilane (TeESi), for example, may be added to the source gases.
Here, in the step of forming the first buffer layer 31, a first layer 31D having a higher concentration of Sb than the substrate 20 is formed to include a first main surface 31B. Specifically, in forming the first layer 31D, Sb is introduced so as to attain the concentration of not less than 1×1016 cm−3 and less than 1×1021 cm−3. To introduce Sb, trimethylantimony (TMSb), triethylantimony (TESb), triisopropylantimony (TIPSb), trisdimethylaminoantimony (TDMASb), or tritertiarybutylantimony (TTBSb), for example, may be added to the source gases.
Next, the step S22 is performed. Specifically, referring to FIGS. 6 and 7, a second buffer layer 32 of n-InGaAs is formed on and in contact with a main surface 31A of the first buffer layer 31 on the side opposite to the side facing the substrate 20. The second buffer layer 32 may be formed by MOVPE continuously following the formation of the first buffer layer 31. In forming the n-InGaAs second buffer layer 32, TMIn or triethylindium (TEIn), for example, may be used as the In source gas, triethylgallium (TEGa) or trimethylgallium (TMGa), for example, as the Ga source gas, and arsine (AsH3), tertiarybutylarsine (TBAs), or trimethylarsenic (TMAs), for example, as the As source gas. When Si is to be added as the n-type impurity, SiH4, SiH3(CH3), or TeESi, for example, may be added to the source gases.
In the step of forming the second buffer layer 32, a second layer 32D having a lower concentration of Sb than the first layer 31D is formed to include a second main surface 32B. Specifically, Sb is not introduced while the second layer 32D is being formed. As a result, the second layer 32D having the Sb concentration of 1×1020cm−3 or less is formed.
Next, the step S23 is performed. Specifically, referring to FIGS. 7 and 8, on and in contact with a main surface 32A of the second buffer layer 32 on the side opposite to the second main surface 32B, first element layers 41 of InxGa1−xAs (where x is 0.38 or more and 1 or less) as a III-V compound semiconductor and second element layers 42 of GaAs1−ySby (where y is 0.36 or more and 1 or less) as a III-V compound semiconductor, for example, are alternately stacked to form the light-receiving layer 40. The light-receiving layer 40 may be formed by MOVPE continuously following the formation of the second buffer layer 32. Specifically, with the substrate 20 placed within the device that has been used for forming the second buffer layer 32, the source gases are replaced to form the light-receiving layer 40.
In forming the first element layer 41 of InxGa1−xAs (where x is 0.38 or more and 1 or less), TMIn or TEIn, for example, may be used as the In source, TEGa or TMGa, for example, as the Ga source, and TBAs or TMAs, for example, as the As source. In forming the second element layer 42 of GaAs1−ySby (where y is 0.36 or more and 1 or less), TEGa or TMGa, for example, may be used as the Ga source, TBAs or TMAs, for example, as the As source, and TMSb, TESb, TIPSb, TDMASb, or TTBSb, for example, as the Sb source. With the first element layer 41 and the second element layer 42 each having a thickness of for example 5 nm, a stack of 250 unit structures, for example, each composed of a pair of the first element layer 41 and the second element layer 42, may be formed. With this, the light-receiving layer 40 as the type-II quantum well is formed.
Next, the step S24 is performed. Specifically, referring to FIGS. 8 and 1, a block layer 50 of ud-InGaAs, for example, is formed on and in contact with a main surface 40A of the light-receiving layer 40 on the side opposite to the side facing the second buffer layer 32. The block layer 50 may be formed by MOVPE continuously following the formation of the light-receiving layer 40. Specifically, with the substrate 20 placed within the device that has been used for forming the light-receiving layer 40, the source gases are replaced to form the block layer 50.
Next, the step S25 is performed. Specifically, referring to FIG. 1, a contact layer 60 of p-InP, for example, is formed on and in contact with a main surface 50A of the block layer 50 on the side opposite to the side facing the light-receiving layer 40. The contact layer 60 may be formed by MOVPE continuously following the formation of the block layer 50. Specifically, with the substrate 20 placed within the device that has been used for forming the block layer 50, the source gases are replaced to form the contact layer 60. When Zn is to be added as the p-type impurity, dimethylzinc (DMZn) or diethylzinc (DEZn), for example, may be added to the source gases.
The above procedure completes the semiconductor laminate 10 in the present embodiment. Performing the step S20 by MOVPE as described above can improve the production efficiency of the semiconductor laminate 10. It should be noted that the step S20 is not limited to MOVPE that uses solely metal-organic sources. MOVPE that uses hydrides, such as AsH3 as the As source and/or SiH4 as the Si source, may also be used, although adopting the MOVPE exclusively using the metal-organic sources can provide the semiconductor laminate 10 made up of high-quality crystals. The step S20 may also be performed by a method other than MOVPE, for example by molecular beam epitaxy (MBE).
Further, it is preferable to perform the steps S21 through S25 continuously, as described above, by replacing the source gases while maintaining the substrate 20 in the device. Specifically, the steps S21 through S25 are preferably performed so as to allow the buffer layer 30, the light-receiving layer 40, the block layer 50, and the contact layer 60 to be stacked without formation of any regrowth interface. With this, the semiconductor laminate 10 contributing to improved sensitivity can be obtained.
Subsequently, referring to FIG. 4, a trench formation step is performed as a step S30. In this step S30, referring to FIGS. 1 and 9, a trench 99 is formed in the semiconductor laminate 10 produced in the steps S10 and S20 above, to penetrate through the contact layer 60, the block layer 50, and the light-receiving layer 40 to reach the buffer layer 30. The trench 99 can be formed by etching, for example, following formation of a mask layer having an opening corresponding to the shape of the trench 99 on a main surface 60A of the contact layer 60.
Subsequently, a passivation film formation step is performed as a step S40. In this step S40, referring to FIGS. 9 and 10, a passivation film 80 is formed on the semiconductor laminate 10 with the trench 99 formed in the step S30. Specifically, the passivation film 80 of an insulator such as silicon oxide or silicon nitride is formed by chemical vapor deposition (CVD), for example. The passivation film 80 is formed to cover a bottom wall 99B of the trench 99, a side wall 99A of the trench 99, and the main surface 60A of the contact layer 60 on the side opposite to the side facing the block layer 50.
Subsequently, an electrode formation step is performed as a step S50. In this step S50, referring to FIGS. 10 and 2, an n-electrode 91 and a p-electrode 92 are formed on the semiconductor laminate 10 with the passivation film 80 formed in the step S40. Specifically, for example, a mask having openings in positions corresponding to the regions where the n-electrode 91 and the p-electrode 92 are to be formed is formed on the passivation film 80, and this mask is used to form the openings 81, 82 in the passivation film 80. Thereafter, the n-electrode 91 and the p-electrode 92 of appropriate electric conductors are formed by vapor deposition, for example. The above procedure completes the infrared light-receiving element 1 in the present embodiment. Thereafter, dicing, for example, is performed to obtain separate elements.
Embodiment 2
A light-receiving element according to Embodiment 2, which is another embodiment of the semiconductor device according to the present disclosure, will now be described. Referring to FIGS. 11 and 2, an infrared light-receiving element 1 in Embodiment 2 has a structure in which, with the structure shown in FIG. 2 as a unit structure, a plurality of such unit structures are repeated in a direction along one main surface 20A of a substrate 20. The infrared light-receiving element 1 has a plurality of p-electrodes 92 corresponding to pixels, while only one n-electrode 91 is disposed.
More specifically, referring to FIG. 11, the n-electrode 91 of the infrared light-receiving element 1 in Embodiment 2 is formed on a bottom wall of a trench 99 located at an end in the direction along the substrate 20. Further, no p-electrode 92 is provided on a contact layer 60 adjacent to the trench 99 located at this end. An infrared sensor 100 in the present embodiment includes the infrared light-receiving element 1 having such a structure, and a read-out circuit (read-out integrated circuit; ROIC) 70 electrically connected to the infrared light-receiving element 1. The read-out circuit 70 is, for example, a complementary metal oxide semiconductor (CMOS) circuit.
A plurality of read-out electrodes (not shown) provided on a body 71 of the read-out circuit 70 and the plurality of p-electrodes 92 serving as pixel electrodes in the infrared light-receiving element 1 are electrically connected in one-to-one relationship via corresponding bumps 73. The infrared light-receiving element 1 also has wiring 75 formed to contact the n-electrode 91, and to extend along the bottom wall and the side wall of the trench 99 where the n-electrode 91 is located, to reach above the contact layer 60. The wiring 75 and a ground electrode (not shown) provided on the body 71 of the read-out circuit 70 are electrically connected via a bump 72. With this structure, optical information received for individual pixels of the infrared light-receiving element 1 is output from the p-electrodes 92 (pixel electrodes) to the corresponding read-out electrodes in the read-out circuit 70. The received optical information is integrated in the read-out circuit 70, so that a two-dimensional image, for example, is obtained.
Embodiment 3
A description will now be given of Embodiment 3 of the light-receiving element in the present disclosure. An infrared light-receiving element 1 in Embodiment 3 basically has a similar structure as and provides similar effects as the infrared light-receiving element 1 in Embodiment 2. Embodiment 3 differs from Embodiment 2 in that the unit structures corresponding to the pixels of the infrared light-receiving element 1 are isolated from each other, not by the trenches 99, but by regions where no impurity is diffused. The following description will focus primarily on the differences from Embodiment 2.
Referring to FIG. 12, a contact layer 60 in the present embodiment is composed of undoped InP (ud-InP). In a plan view in the thickness direction, the contact layer 60 has a plurality of diffusion regions 61 formed at intervals, with an impurity diffused therein. The diffusion regions 61 have a p-type conductivity. Each diffusion region 61 is formed to extend, in the thickness direction, from a main surface 60A of the contact layer 60 on the side opposite to the side facing the block layer 50, down to reach the block layer 50. The impurity contained in the diffusion region 61 may be Zn, for example.
The diffusion region 61 can be formed for example as follows. Firstly, a semiconductor laminate 10 is produced in a similar procedure as in Embodiment 1. At this time, the contact layer 60 is undoped, as explained above. Next, a pair of trenches 98 are formed at respective ends in the direction along the substrate 20. Each trench 98 is formed to penetrate through the contact layer 60, the block layer 50, and the light-receiving layer 40, to have its bottom wall 98B located in the second buffer layer 32. Next, a mask layer 83 is formed to cover a side wall 98A of the trench 98 and the main surface 60A of the contact layer 60 on the side opposite to the side facing the block layer 50. The mask layer 83 is composed of silicon nitride, for example. Next, in the mask layer 83, a plurality of openings 84 are formed at intervals to penetrate therethrough in the thickness direction. The openings 84 are positioned in regions where the diffusion regions 61 are to be formed. Thereafter, the impurity such as Zn is diffused from the openings 84 of the mask layer 83. As a result, the diffusion regions 61 having the impurity diffused therein and regions 62 having no impurity diffused therein are formed in the contact layer 60. Each region 62 having no impurity diffused therein isolates the neighboring unit structures corresponding to the pixels of the infrared light-receiving element 1 from each other.
The infrared light-receiving element 1 includes a passivation film 85, n-electrodes 94, and p-electrodes 93. The passivation film 85 is disposed on and in contact with a main surface 83A of the mask layer 83 on the side opposite to the side facing the contact layer 60. The passivation film 85 has a plurality of openings 86 formed at intervals to penetrate therethrough in the thickness direction, so as to be aligned with the openings 84. Each p-electrode 93 is arranged to fill in the corresponding openings 84 and 86. The p-electrode 93 is disposed to contact the contact layer 60 exposed at the opening 84. The p-electrode 93 may be composed of gold (Au)/zinc (Zn), for example.
Each n-electrode 94 is disposed to contact the second buffer layer 32 at the bottom wall 98B of the trench 98, and to extend along and reach above the mask layer 83 that has been formed to cover the side wall 98A of the trench 98 and the main surface 60A of the contact layer 60. The n-electrode 94 may be composed of gold (Au)/germanium (Ge)/nickel (Ni), for example.
A plurality of read-out electrodes (not shown) in the read-out circuit 70 and the plurality of p-electrodes 93 in the infrared light-receiving element 1 are electrically connected via corresponding bumps 77. The ground electrodes (not shown) in the read-out circuit 70 and the n-electrodes 94 in the infrared light-receiving element 1 are electrically connected via corresponding bumps 76.
The infrared light-receiving element 1 in Embodiment 3 described above can also provide a highly sensitive light-receiving element as in Embodiment 1.
Example
An experiment was performed to confirm the structure of the semiconductor laminate in the present disclosure. The experimental procedure was as follows.
Firstly, a semiconductor laminate 10 was produced in a similar manner as in Embodiment 1 above. For the substrate 20, InP containing S as the impurity was used. For the first buffer layer 31, an InP layer having a thickness of 10 nm and containing Si as the impurity was formed while Sb was being introduced in the source gases. For the second buffer layer 32, an InGaAs layer having a thickness of 150 nm and containing Si as the impurity was formed while no Sb was being introduced in the source gases. As the light-receiving layer 40, 250 pairs of 5 nm-thick InGaAs first element layers 41 and 5 nm-thick GaAsSb second element layers 42 were alternately stacked. For the block layer 50, an ud-InGaAs layer having a thickness of 1000 nm was formed. For the contact layer 60, an InP layer having a thickness of 750 nm and containing Zn as the impurity was formed. In the semiconductor laminate 10 obtained, the concentration distribution of Sb was measured in the substrate 20, the buffer layer 30, and the light-receiving layer 40, in the thickness direction of the semiconductor laminate 10.
The concentration distribution of Sb in the thickness direction of the semiconductor laminate 10 was measured by double-focus magnetic-sector SIMS, using an instrument manufactured by CAMECA. Sputtering for the SIMS analysis was performed using cesium ions (Cs+). The cesium ion acceleration voltage was 15 keV. The beam diameter was 20 μm or less. The raster region was a square region with a side of 150 μm. The analysis region was a circular region with a diameter of 60 μm. The degree of vacuum during the measurement was 1×10−7 Pa. In FIG. 13, the horizontal axis represents distance in the thickness direction of the semiconductor laminate 10, and the vertical axis represents Sb concentration (cm−3). It should be noted that the measurement limit (lower limit) of the Sb concentration is 1×1016 cm−3. The Sb concentration of 1×1016 cm−3 in FIG. 13 is determined to indicate the Sb concentration of the measurement limit or less. Referring to FIG. 13, the region S1 corresponds to the substrate 20. The region S2 corresponds to the first buffer layer 31. The regions S3 and S4 correspond to the second buffer layer 32. The region S5 corresponds to the light-receiving layer 40. The concentration of Sb increases abruptly at the boundary of the regions S1 and S2. In the region S2, a region having a higher concentration of Sb than the region S1 has been formed. This demonstrates that the first layer 31D that is high in Sb concentration has been formed in the region S2. In the region S2, the ratio of the difference between the maximum value and the minimum value of the Sb concentration with respect to the maximum value is 47%. The Sb concentration decreases abruptly at the boundary of the regions S2 and S3. The region S3 corresponds to the second layer 32D. The Sb concentration increases abruptly at the boundary of the regions S3 and S4. The Sb concentration increases in the region S4 conceivably because of Sb diffused from the light-receiving layer 40. When the first buffer layer 31 is formed to include the first layer 31D in this manner, surface flatness of the first buffer layer 31 is improved as compared to the case including no such a layer. This leads to improved surface flatness of the second buffer layer 32, thereby ensuring excellent crystallinity of the light-receiving layer 40.
It should be understood that the embodiments and example disclosed herein are illustrative and non-restrictive in every respect. The scope of the present invention is defined by the terms of the claims, rather than by the foregoing description, and is intended to include any modifications within the scope and meaning equivalent to the terms of the claims.

Claims (17)

What is claimed is:
1. A semiconductor laminate comprising:
a substrate composed of InP;
a first buffer layer disposed on the substrate, and comprised of at least a first layer arranged to include a first main surface as a main surface of the first buffer layer on a substrate side of the first buffer layer, wherein the first buffer layer is composed of InP and contains less than 1×1021 cm−3 and wherein the first layer has a higher concentration of Sb than the substrate; and
a second buffer layer disposed on the first buffer layer, and comprised of at least a second layer arranged to include a second main surface as a main surface of the second buffer layer on a first buffer layer side of the second buffer layer, wherein the second buffer layer is composed of InGaAs, and wherein the second layer has a lower concentration of Sb than the first layer of the first buffer layer.
2. The semiconductor laminate according to claim 1, wherein the concentration of Sb in the first layer is 1×1016 cm−3 or more.
3. The semiconductor laminate according to claim 2, wherein the concentration of Sb in the first layer is 1×1017 cm−3 or more.
4. The semiconductor laminate according to claim 1, wherein the concentration of Sb in the second layer is 1×1020 cm−3 or less.
5. The semiconductor laminate according to claim 1, wherein in Sb concentration distribution in a thickness direction of the first buffer layer, a ratio of a difference between a maximum value and a minimum value of the concentration of Sb with respect to the maximum value is 50% or less.
6. The semiconductor laminate according to claim 1, wherein the first buffer layer has a thickness of 10 nm or more and 50 nm or less.
7. The semiconductor laminate according to claim 1, further comprising a light-receiving layer composed of a III-V compound semiconductor and disposed on the second buffer layer.
8. The semiconductor laminate according to claim 7, wherein the light-receiving layer has a type-II quantum well structure.
9. The semiconductor laminate according to claim 8, wherein the type-II quantum well structure is a multiple quantum well structure including pairs of layers of InxGa1−xAs (where x is 0.38 or more and 1 or less) and GaAs1−ySby (where y is 0.36 or more and 1 or less), or pairs of layers of Ga1−u InuNvAs1−v, (where u is 0.4 or more and 0.8 or less, and v is more than 0 and not more than 0.2) and GaAs 1−ySby (where y is 0.36 or more and 0.62 or less).
10. A light-receiving element comprising:
the semiconductor laminate according to claim 1; and
electrodes formed on the semiconductor laminate.
11. The semiconductor laminate according to claim 1, wherein the first buffer layer further includes a third layer disposed on the first layer, the third layer having a lower concentration of Sb than the first layer.
12. The semiconductor laminate according to claim 1, wherein the second buffer layer further includes a fourth layer disposed on the second layer.
13. A semiconductor laminate comprising:
a substrate composed of InP;
a first buffer layer disposed on the substrate, and comprised of at least a first layer arranged to include a first main surface as a main surface of the first buffer layer on a substrate side of the first buffer layer, wherein the first buffer layer is composed of InP and contains less than 1×1021 cm−3 Sb, and wherein the first layer has a concentration of Sb of 1×1017 cm−3 cm or more; and
a second buffer layer disposed on the first buffer layer, and comprised of at least a second layer arranged to include a second main surface as a main surface of the second buffer layer on a first buffer layer side of the second buffer layer, wherein the second buffer layer is composed of InGaAs and contains a lower concentration of Sb than the first layer of the first buffer layer, and wherein a concentration of Sb in the second layer is 1×1017 cm−3 or less.
14. The semiconductor laminate according to claim 13, further comprising a light-receiving layer composed of a III-V compound semiconductor and disposed on the second buffer layer.
15. A light-receiving element comprising:
the semiconductor laminate according to claim 13; and
electrodes formed on the semiconductor laminate.
16. The semiconductor laminate according to claim 13, wherein the first buffer layer further includes a third layer disposed on the first layer, the third layer having a lower concentration of Sb than the first layer.
17. The semiconductor laminate according to claim 13, wherein the second buffer layer further includes a fourth layer disposed on the second layer.
US16/676,942 2019-01-15 2019-11-07 Semiconductor laminate and light-receiving element Active 2040-03-02 US11152521B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019004259A JP7147570B2 (en) 2019-01-15 2019-01-15 Semiconductor laminate and light receiving element
JP2019-4259 2019-01-15
JP2019-004259 2019-01-15

Publications (2)

Publication Number Publication Date
US20200227576A1 US20200227576A1 (en) 2020-07-16
US11152521B2 true US11152521B2 (en) 2021-10-19

Family

ID=71517776

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/676,942 Active 2040-03-02 US11152521B2 (en) 2019-01-15 2019-11-07 Semiconductor laminate and light-receiving element

Country Status (2)

Country Link
US (1) US11152521B2 (en)
JP (1) JP7147570B2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011101032A (en) 2008-02-01 2011-05-19 Sumitomo Electric Ind Ltd Light receiving element, light receiving element array, and manufacturing methods thereof
US20160247951A1 (en) * 2013-10-22 2016-08-25 Sumitomo Electric Industries, Ltd. Epitaxial wafer and method for manufacturing same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08250752A (en) * 1995-03-13 1996-09-27 Advantest Corp Photoconductor
JP2009027046A (en) * 2007-07-21 2009-02-05 Sumitomo Electric Ind Ltd Light-receiving element
US7968963B2 (en) * 2009-04-08 2011-06-28 Sumitomo Electric Industries, Ltd. Photodiode array and image pickup device using the same
JP4702474B2 (en) * 2009-09-07 2011-06-15 住友電気工業株式会社 III-V compound semiconductor light-receiving device and method for manufacturing III-V compound semiconductor light-receiving device
JP5691154B2 (en) * 2009-11-04 2015-04-01 住友電気工業株式会社 Photodetector array and epitaxial wafer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011101032A (en) 2008-02-01 2011-05-19 Sumitomo Electric Ind Ltd Light receiving element, light receiving element array, and manufacturing methods thereof
US20110140082A1 (en) 2008-02-01 2011-06-16 Sumitomo Electric Industries, Ltd. Light-receiving element and light-receiving element array
US20120223290A1 (en) 2008-02-01 2012-09-06 Sumitomo Electric Industries, Ltd. Light-receiving element, light-receiving element array, method for manufacturing light-receiving element and method for manufacturing light-receiving element array
US20160247951A1 (en) * 2013-10-22 2016-08-25 Sumitomo Electric Industries, Ltd. Epitaxial wafer and method for manufacturing same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
R. Sidhu, et al., "A Long-Wavelength Photodiode on InP Using Lattice-Matched GaInAs—GaAsSb Type-II Quantum Wells", IEEE Photonics Technology Letters, vol. 17, No. 12, Dec. 2005, pp. 2715-2717.

Also Published As

Publication number Publication date
JP2020113668A (en) 2020-07-27
JP7147570B2 (en) 2022-10-05
US20200227576A1 (en) 2020-07-16

Similar Documents

Publication Publication Date Title
TWI552371B (en) A group III-V compound semiconductor light-receiving element, a method for fabricating a III-V compound semiconductor light-receiving element, a light-receiving element, and an epitaxial wafer
US9105804B2 (en) Method for manufacturing light-receiving device and light-receiving device
JP5975417B2 (en) Manufacturing method of light receiving element
US10326034B2 (en) Semiconductor laminate and light-receiving element
US10790401B2 (en) Semiconductor stacked body and light-receiving device
US10158035B2 (en) Semiconductor stack, light-receiving device, and method for producing semiconductor stack
US10714640B2 (en) Semiconductor stacked body, light-receiving element, and method for producing semiconductor stacked body
US9929301B2 (en) Semiconductor stack and semiconductor device
JP6488855B2 (en) Semiconductor laminate, light receiving element, and method of manufacturing semiconductor laminate
JP6454981B2 (en) Semiconductor laminate and light receiving element
JP6488854B2 (en) Semiconductor laminate and light receiving element
US9887310B2 (en) Semiconductor layered structure, method for producing semiconductor layered structure, and method for producing semiconductor device
US11152521B2 (en) Semiconductor laminate and light-receiving element
US20170294547A1 (en) Semiconductor layered structure, photodiode and sensor
US11081605B2 (en) Semiconductor laminate, light-receiving element, and method for manufacturing semiconductor laminate
WO2012073934A1 (en) Light receiving element, semiconductor epitaxial wafer, method for manufacturing the light receiving element and the semiconductor epitaxial wafer, and detecting apparatus
JP6503691B2 (en) Semiconductor laminate, light receiving element and sensor
JP2012191135A (en) Light-receiving element, method of manufacturing the same, and detection device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SUMITOMO ELECTRIC INDUSTRIES, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUYUKI, TAKUMA;GO, TAKASHI;ISHIZUKA, TAKASHI;SIGNING DATES FROM 20191023 TO 20191024;REEL/FRAME:050948/0378

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE