US10916637B2 - Method of forming gate spacer for nanowire FET device - Google Patents
Method of forming gate spacer for nanowire FET device Download PDFInfo
- Publication number
- US10916637B2 US10916637B2 US16/435,411 US201916435411A US10916637B2 US 10916637 B2 US10916637 B2 US 10916637B2 US 201916435411 A US201916435411 A US 201916435411A US 10916637 B2 US10916637 B2 US 10916637B2
- Authority
- US
- United States
- Prior art keywords
- gate
- nanowire
- replacement
- dummy
- dummy gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 125000006850 spacer group Chemical group 0.000 title claims abstract description 105
- 238000000034 method Methods 0.000 title claims abstract description 76
- 239000002070 nanowire Substances 0.000 title claims description 59
- 239000000463 material Substances 0.000 claims abstract description 86
- 239000002184 metal Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 27
- 239000004065 semiconductor Substances 0.000 claims abstract description 20
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 37
- 238000005530 etching Methods 0.000 claims description 14
- 238000004519 manufacturing process Methods 0.000 description 23
- 239000010410 layer Substances 0.000 description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- 230000015572 biosynthetic process Effects 0.000 description 9
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000002135 nanosheet Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229910004541 SiN Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001900 extreme ultraviolet lithography Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02603—Nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/6681—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET using dummy structures having essentially the same shape as the semiconductor body, e.g. to provide stability
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- This disclosure relates to a method of manufacturing a semiconductor device such as an integrated circuit and transistors and transistor components for an integrated circuit.
- Manufacturing of a semiconductor device involves various fabrication processes such as film-forming depositions, etch mask creation, patterning, material etching and removal, as well as doping treatments, that are performed repeatedly to form desired semiconductor device elements on a substrate.
- fabrication processes such as film-forming depositions, etch mask creation, patterning, material etching and removal, as well as doping treatments, that are performed repeatedly to form desired semiconductor device elements on a substrate.
- transistors have been created in one plane, with wiring/metallization formed above such plane, and have thus been characterized as two-dimensional (2D) circuits or 2D fabrication.
- Scaling efforts have greatly increased the number of transistors per unit area in 2D circuits, yet scaling efforts are running into greater challenges as scaling enters single digit nanometer semiconductor device fabrication nodes.
- Semiconductor device fabricators have expressed a desire for three-dimensional (3D) semiconductor devices in which transistors are stacked on top of each other. There remains a continuing need to provide scaling of improved and high performing semiconductor devices, as well as a need for corresponding
- One object of the present disclosure is to provide 3D semiconductor devices and methods which improve electrical performance and reliability. These and other objects are provided by embodiments disclosed herein including the following numbered example aspects.
- a method of forming a gate-all-around semiconductor device including: providing a substrate having a layered fin structure thereon, the layered fin structure including a channel portion and a sacrificial portion each extending along a length of the layered fin structure, wherein the layered fin structure being covered with replacement gate material.
- a dummy gate is formed on the replacement gate material over the layered fin structure, wherein the dummy gate having a critical dimension which extends along the length of the layered fin structure.
- the method further includes forming a gate structure directly under the dummy gate, the gate structure including a metal gate region and gate spacers provided on opposing sides of the metal gate region, wherein a total critical dimension of the gate structure is equal to the critical dimension of the dummy gate.
- forming a dummy gate includes forming a layer of dummy gate material on the replacement gate material, and removing a portion of the dummy gate material such that a remaining portion of the dummy gate material has opposing edges defining the dummy gate having the critical dimension.
- forming a gate structure further includes isotropically etching a lateral recess into each of the opposing sidewall surfaces of the replacement gate material, and filling the lateral recess with gate spacer material.
- the filling the lateral recess with gate spacer material includes covering the substrate with the gate spacer material; and using the dummy gate as a mask to anisotropically etch the gate spacer material, such that opposing sidewall surfaces of the gate spacer material are aligned with the opposing edges of the dummy gate.
- Another aspect includes a gate all around nanowire FET device including at least one nanowire having opposing ends.
- a gate structure including a metal gate region surrounding a middle portion of the at least one nanowire, and gate spacers surrounding remaining end portions of the nanowire such that opposing ends of the gate spacers are aligned with respective opposing ends of the nanowire to form opposing sidewalls of the gate structure. Source-drain regions provided on the opposing sidewalls of the gate structure.
- each of the gate spacers has a thickness of 30-100 angstroms.
- FIG. 1 is a schematic representation of a cross-section view of a semiconductor device having gate spacers according to certain aspects of the present disclosure
- FIG. 2 is a flow chart of a manufacturing process for forming a semiconductor device having gate spacers according to certain aspects of the present disclosure.
- FIG. 3A is a perspective cross-section view of an example starting structure for manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3B is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3C is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3D is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3E is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3F is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3G is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3H is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3I is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3J is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3K is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3L is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure
- FIG. 3M is a perspective cross-section view of an example intermediate structure in a process of manufacturing the device of FIG. 1 according to certain aspects of the present disclosure.
- FIG. 4 is a perspective cross-section view of a structure of FIG. 3M .
- Gate-all-around identifies a FET device in which a metal gate is physically wrapped around a silicon or silicon/germanium wire and is a further extension of the tri-gate process where the gate is wrapped around a silicon or silicon/germanium fin.
- fin FETs With fin FETs, the gate wraps around on three of four sides, while with GAA FET devices, the gate wraps around all of a given channel (whether the given channel has a rectangular or circular cross-section).
- One type of a GAA FET device is a nanowire FET.
- the formation of the gate spacer is relatively simple because the fin runs continuously through a gate and source drain bar regions.
- the formation of the gate spacer becomes more challenging in that the gate spacer should be formed to surround end portions of the nanowire.
- the gate spacer should be formed in between multiple wires that are placed overtop one another and thus needs to “fill in” the area in between the wires in the vertical as well as the horizontal orientation.
- FIG. 1 is a schematic representation of cross-section of a multi-channel FET device having gate spacers according to embodiments of the disclosure.
- Device 100 includes a substrate 101 having thereon a gate structure and source-drain regions coupled to the gate structure to form a nanowire FET device.
- the gate structure includes nanowires 109 that function as a current channel for the device 100 (i.e. multi-channel device).
- the gate structure includes a metal gate region made up of metal fill 160 , work function material (WFM) 170 , and high-k dielectric material 180 surrounding the nanowires 109 in a GAA configuration.
- a gate cap 125 covers gate metal fill 160 , WFM 170 and high-K material 180 .
- Gate spacers 131 are provided on outer sides of the metal gate region to complete the gate structure. As seen, gate spacers 131 are wrapped around opposing end regions of the nanowires 109 .
- the S-D regions of the device 100 include S-D contacts 112 a and 112 b formed on either side of the gate structure adjacent to ends of nanowires 109 and outer sidewalls of the gate spacers 131 .
- S-D contacts 112 a and 112 b are surrounded by S-D metal 130 forming the S-D electrode (also referred as S-D bar) in the S-D region.
- S-D contacts 112 a and 112 b are connected or merged with each other and metal 130 provides a single S-D electrode for both S-D contacts 112 a and 112 b .
- the S-D regions 112 a and 112 b may be separated to provide separate contacts for each nanowire 109 .
- a remaining bulk fin portion of the substrate 101 , sacrificial material 104 and shallow trench isolation (STI) oxide coating 111 is also shown in the device 100 .
- the gate spacer 131 should be deposited within regions separating nanowires 109 such that nanowires 109 protrude or extend through the gate spacer 131 .
- the gate spacer 131 should also be defined to high precision (i.e. thickness uniformity, critical dimension control).
- the gate spacer 131 also called low-k spacer, is what separates the metal gate from the metal contacts to the source and drain of the device.
- the size of the low-k or gate spacer needs to be kept very small, often on the order of 50 A (5.0 nm) or less.
- the gate spacer should have low dielectric such as 4.0 so that such as small spacer can control the capacitance between the metal gate and the metal contacts. If the gate spacer 131 at any point decreases in width below a certain point, there will be capacitance issues. Since the gate spacer 131 is defined during the replacement gate module before the gate has been metalized; if the size of the gate spacer is too large, then it will take away available width from the source and drain area. For approaches where the gate spacer 131 is defined through laterally recessing the replacement gate structure, any over-recessing (and hence larger gate spacer) will cause the eventual metal gate to be smaller than intended.
- Techniques herein may propose a cyclic etch process using a tool such as CERTAS, manufactured by Tokyo Electron Ltd., which can be set to a very low etch rate and the etch is defined by a fixed number of cycles in order to get this level or precision.
- Conventional techniques do not have a desirable process to make continuous gate spacers around stacked, protruding nanowires where the thickness of the gate spacer can be maintained to a high degree of control.
- typical gate spacers in tri-gate processes are formed simply through some type of ALD or CVD deposition. This process does not extend well to nanowire gate-all-around processing given that the wires are independent and protrude through the gate spacer material.
- a new process integration approach is needed in order to form the gate spacer around the silicon or silicon/germanium wires.
- FIG. 2 shows a process for manufacturing a gate all around device having a gate spacer according to some embodiments.
- the process includes providing a substrate having a layered fin structure thereon.
- the layered fin structure includes a channel portion and a sacrificial portion each extending along a length of the layered fin structure, and the layered fin structure is covered with replacement gate material.
- a dummy gate is formed on the replacement gate material over the layered fin structure.
- the dummy gate has opposing edges that define a critical dimension of the dummy gate which extends along the length of the layered fin structure.
- the dummy gate functions as a temporary pattern that exhibits selectivity to other materials used in the nanowire formation and replacement gate processing materials such as Si, SiGe, polysilicon, SiN, SiOx, SiOCx(N)y, etc.).
- a gate structure is formed directly under the dummy gate as shown by step 205 .
- the gate structure includes a metal gate region and gate spacers provided on opposing sides of the metal gate region.
- the metal gate region is defined by inner sidewalls of the gate spacers and will include a physical gate such as the layered gate discussed in FIG. 1 .
- Outer sidewalls of the gate spacers are aligned with edges of the dummy gate; thus, a total critical dimension (CD) of the gate structure is equal to the CD of the dummy gate.
- a sacrificial portion (e.g., silicon or silicon germanium) of the fin is recessed selective to other materials by using isotropic etching such as with a vapor-phase etch systems.
- This sacrificial portion of the fin can be recessed a lateral distance equal to a desired thickness of the gate spacer.
- the gate spacer CD can be defined by a well-controlled isotropic etch process.
- the gate spacer material can then be deposited.
- An anisotropic etch step is then used to remove the gate spacer material from areas outside the intended gate spacer region (defined by the edges of the dummy gate placed above the replacement gate).
- the gate spacer material will fill in the recessed edges of the fins and will form a consistent gate spacer where the nanowires forming a current channel will protrude through the gate spacer.
- the method of FIG. 2 enables the formation of the gate spacer within the recessed areas that define protruding nanowires.
- the gate spacer CD control is obtained through an isotropic etch process where the edges are defined by the dummy gate edge on one end and the recess depth of sacrificial material (either the silicon or silicon/germanium) on the other end.
- This method provides a “fill-in” process to define the gate spacer which is much more well-controlled compared to other processing methods to produce a continuous gate spacer around protruding wires.
- FIGS. 3A-3M illustrate structures at various stages in an example process for manufacturing a device having the structure shown in FIG. 1 .
- FIG. 2 will be described in more detail with reference to FIGS. 3A-3M .
- nanowire or nanosheets can be formed from a “fin” structure of alternating semiconductor materials, such as Si and SiGe. Silicon nanowire formation can be accomplished through isotropic etching of the SiGe in the fin, and formation of a gate spacer material which terminates at the end of the silicon wires on either end of the gate structure. Similarly, SiGe nanowires can be formed by selectively etching Si in the fin relative to SiGe.
- FIGS. 1, 2 and 3A-3M disclose an integration and hardware method to form a gate structure of a semiconductor device.
- the method 200 of FIG. 2 may start with a semiconductor structure such as the example structure shown in FIG. 3A .
- the structure shows an array of multilayer fins at an intermediate stage in device processing.
- the structure includes a substrate 301 having the array of fins 303 thereon, with a length of the fins extending along the arrow as shown.
- Each fin 303 includes a bulk fin 305 , SiGe layers 307 serving as a sacrificial portion, and Si nanowires 309 serving as the channel portion.
- the SiGe 307 will be removed to release the nanowires 309 later in the process.
- Bulk fin 305 is formed of silicon and remains after release of the nanowires 309 .
- a shallow trench isolation (STI) oxide 311 is provided at a base of the fin structure.
- STI shallow trench isolation
- a protective liner 313 is deposited overtop the Si/SiGe fin structure to protect the fin from subsequent etch steps as discussed below.
- the protective liner 313 can be deposited, for example, as thermal SiOx, ALD SiOx, or various of MeOx (metal oxide) or SiN-based materials.
- Replacement gate material 315 such as polysilicon, is then deposited on the substrate 301 over the fin array and liner 313 as shown in FIG. 3C .
- the replacement gate material 315 may be planarized, or deposited to cause the substrate to be planarized such as by filling spaces and resulting in an over burden of material.
- the structure of FIG. 3C provides the starting structure of step 201 in FIG. 2 .
- a dummy gate is formed over the layered fin structure.
- sacrificial, temporary, dummy gate material is deposited on the substrate 301 as seen in FIG. 3D .
- the dummy gate material 317 can have selectivity to some or all other films used in the nanowire gate spacer and replacement gate open process discussed below.
- the dummy gate material 317 is then gate patterned, which can be executed with photoresist via self-aligned double patterning (SADP), self-aligned quad patterning (SAQP), anti-spacer processing, or directly by EUV lithography.
- SADP self-aligned double patterning
- SAQP self-aligned quad patterning
- anti-spacer processing or directly by EUV lithography.
- photoresist 319 is formed over the dummy gate material 317 , and mask 321 defines exposure regions for the photoresist 319 .
- a gate pattern formed by photolithography, for example, is transferred through the dummy gate material 317 and replacement gate material 315 as shown in FIG. 3F .
- the structure of FIG. 3F shows the completed dummy gate structure 323 formed from dummy gate material 317 . As seen, the dummy gate 323 has opposing edges that define a critical dimension of the dummy gate in a direction extending along a length of the fins 303 .
- a gate structure is then formed directly under the dummy gate in step 205 of FIG. 2 .
- the dummy gates 323 may serve as a mask to etch the replacement gate material 315 thereby creating initial replacement gate structures 324 .
- sidewalls of the replacement gate structures 324 are aligned with edges of the dummy gates 323 .
- Areas between the dummy gates 323 and replacement gate structures define source-drain regions (or S-D bars) 325 of the device.
- FIG. 3F and subsequent figures show a cross section of the fins 303 cut through one of the S-D bars 325 .
- Gate CD at this stage can be comprised of the physical gate (i.e., the metal gate region) CD plus two times a gate spacer CD.
- the first relief pattern is transferred through the dummy gate layer 317 and through replacement gate layer 315 while the liner 313 protects the Si/SiGe fin.
- fins 303 each extend as a continuous structure through alternating replacement gate structures 324 formed by the dummy gate 323 and S-D regions 325 , as seen in FIG. 3F .
- Sidewalls of the replacement gate structures 324 are then selectively laterally recessed under the dummy gate 323 .
- the Si/SiGe fin is protected by the liner 313 which has selectivity to the recess etch.
- the sidewalls of replacement gate material are laterally etched to form a narrowed replacement gate structure 324 ′, thereby forming recesses 327 under dummy gate 323 .
- the recess depth can be defined to be equal to the intended thickness of the gate spacer.
- the gate spacer thickness may be from 30-100 angstroms.
- the recess occurs selective to the dummy gate material of dummy gate 323 which is overtop the replacement gate 315 .
- a depth of the recess can be precisely controlled and is substantially uniform across an area of the sidewalls.
- the isotropic etch on the CERTAS tool manufactured by Tokyo electron, Ltd. can be setup such that the etch rate of polysilicon or amorphous silicon can be extremely low; and the etch is setup through a fixed number of cycles in order to provide this precise control.
- the etch would be self-limiting and also run through a number of fixed cycles, thus enabling the precise control.
- quasi-atomic layer etching it is similar to atomic-layer etching, however the reaction is not self-terminating however the etch process follows a similar mechanism of absorption followed by monolayer etching and again would be setup to a fixed etch duration to enable the precision).
- Gate spacer material is deposited to “fill in” the distance between the edge of the dummy gate 323 and the recessed edge or sidewall of the narrowed replacement gate 324 ′.
- the desired gate spacer material such as SiN
- This gate spacer material 329 is then anisotropically etched using the edges of the dummy gate 323 to define how much of the gate spacer material 329 is protected and “filled in” to form the eventual gate spacer.
- FIG. 3I A result of this anisotropic etch is shown in FIG. 3I , where an initial gate spacer structure 330 is now formed from gate spacer material 329 .
- multilayer fins 303 are cut to define nanowire channels of the FET devices. Specifically, liner 313 protecting the Si/SiGe fins 303 is removed from the substrate, and the Si/SiGe fin 303 is anisotropically etched in order to clear the fin within the S-D bar regions 325 . As seen in FIG. 3J , this results in the Si 307 and SiGe 309 layers of the fins 303 having sidewalls facing the S-D bar openings 325 (i.e. the region outside of the metal gate region and the intended gate spacer region).
- the intended gate spacer material such as SiN
- additional gate spacer material 329 ′ is deposited over all of the substrate 301 to fill in the recessed areas left by the recessed SiGe, as seen in FIG. 3L .
- the intended gate spacer material 329 ′ is then anisotropically etched with edge again defined by the dummy gate 323 . As shown in FIG. 3M , this completes formation of the gate structure 331 , which is formed of the initial gate spacer material 329 , and additional gate space material 329 ′.
- FIG. 4 shows a cross-section through one of the layered fin structures 303 of FIG. 3M .
- the structure includes the alternating SiGe 307 and Si layers 309 of the original fin structure 303 .
- the SiGe layers 307 are recessed within the gate structure, and gate spacers material 329 ′ fills this recess such that continuous gate spacers 331 surround opposing ends of the nanowires 309 .
- liner 313 , replacement gate material 315 and gate spacer material 329 remain under the dummy gate 323 .
- Outer sidewalls of gate spacers 331 and sidewalls of nanowires 309 are aligned with opposing edges of the dummy gate 323 .
- the liner 313 , replacement gate 315 , gate spacer material 329 ′ and dummy gate 323 may be subsequently removed, and the SiGe material 307 removed and replaced with a layered metal gate region to provide the device of FIG. 2 .
- embodiments of the disclosed invention enable the formation of a gate spacer within recessed areas that expose nanowires.
- Gate spacer CD control is obtained through an etch process where the edges or sidewalls of the gate spacers are defined by a dummy gate edge on one end and a recess depth of either the silicon or silicon/germanium sacrificial material on the other end.
- This method provides a “fill-in” process to define the gate spacer which is much more well-controlled, compared to conventional processing methods, to produce a continuous gate spacer around protruding wires. The process effectively produces silicon nanowires extending through the entire gate spacer.
- substrate or “target substrate” as used herein generically refers to an object being processed in accordance with the invention.
- the substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a semiconductor wafer, reticle, or a layer on or overlying a base substrate structure such as a thin film.
- substrate is not limited to any particular base structure, underlying layer or overlying layer, patterned or un-patterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures.
- the description may reference particular types of substrates, but this is for illustrative purposes only.
Abstract
A method of forming a gate-all-around semiconductor device, includes providing a substrate having a layered fin structure thereon. The layered fin structure includes a channel portion and a sacrificial portion each extending along a length of the layered fin structure, wherein the layered fin structure being covered with replacement gate material. A dummy gate is formed on the replacement gate material over the layered fin structure, wherein the dummy gate having a critical dimension which extends along the length of the layered fin structure. The method further includes forming a gate structure directly under the dummy gate, the gate structure including a metal gate region and gate spacers provided on opposing sides of the metal gate region, wherein a total critical dimension of the gate structure is equal to the critical dimension of the dummy gate.
Description
This application is a continuation of U.S. patent application Ser. No. 15/812,263, filed Nov. 14, 2017, which is based on, and claims the benefit of priority to, U.S. provisional application No. 62/421,528, filed on Nov. 14, 2016, the entire contents of which are incorporated herein by reference.
This disclosure relates to a method of manufacturing a semiconductor device such as an integrated circuit and transistors and transistor components for an integrated circuit.
Manufacturing of a semiconductor device (especially on the microscopic scale) involves various fabrication processes such as film-forming depositions, etch mask creation, patterning, material etching and removal, as well as doping treatments, that are performed repeatedly to form desired semiconductor device elements on a substrate. Historically, with microfabrication, transistors have been created in one plane, with wiring/metallization formed above such plane, and have thus been characterized as two-dimensional (2D) circuits or 2D fabrication. Scaling efforts have greatly increased the number of transistors per unit area in 2D circuits, yet scaling efforts are running into greater challenges as scaling enters single digit nanometer semiconductor device fabrication nodes. Semiconductor device fabricators have expressed a desire for three-dimensional (3D) semiconductor devices in which transistors are stacked on top of each other. There remains a continuing need to provide scaling of improved and high performing semiconductor devices, as well as a need for corresponding manufacturing processes.
One object of the present disclosure is to provide 3D semiconductor devices and methods which improve electrical performance and reliability. These and other objects are provided by embodiments disclosed herein including the following numbered example aspects.
(1) A method of forming a gate-all-around semiconductor device, including: providing a substrate having a layered fin structure thereon, the layered fin structure including a channel portion and a sacrificial portion each extending along a length of the layered fin structure, wherein the layered fin structure being covered with replacement gate material. A dummy gate is formed on the replacement gate material over the layered fin structure, wherein the dummy gate having a critical dimension which extends along the length of the layered fin structure. The method further includes forming a gate structure directly under the dummy gate, the gate structure including a metal gate region and gate spacers provided on opposing sides of the metal gate region, wherein a total critical dimension of the gate structure is equal to the critical dimension of the dummy gate.
(2) The method of aspect 1, wherein the providing a substrate includes providing a layered fin structure having an Si channel portion and an SiGe sacrificial portion.
(3) The method of aspect 2, wherein the Si channel portion includes a plurality of Si layers and the SiGe sacrificial portion includes a plurality of SiGe layers, the Si layers being alternately stacked with the SiGe layers.
(4) The method of aspect 1, wherein the forming a dummy gate includes forming a layer of dummy gate material on the replacement gate material, and removing a portion of the dummy gate material such that a remaining portion of the dummy gate material has opposing edges defining the dummy gate having the critical dimension.
(5) The method of aspect 4, wherein the forming a gate structure includes using the dummy gate as a mask to anisotropically etch the replacement gate material such that opposing sidewall surfaces of the replacement gate material are aligned with the opposing edges of the dummy gate.
(6) The method of aspect 5, wherein the forming a gate structure further includes isotropically etching a lateral recess into each of the opposing sidewall surfaces of the replacement gate material, and filling the lateral recess with gate spacer material.
(7) The method of aspect 6, wherein the filling the lateral recess with gate spacer material includes covering the substrate with the gate spacer material, and using the dummy gate as a mask to anisotropically etch the gate spacer material, such that opposing sidewall surfaces of the gate spacer material are aligned with the opposing edges of the dummy gate.
(8) The method of aspect 6, wherein the isotropically etching includes etching to a lateral depth equal to the intended thickness of the gate spacer.
(9) The method of aspect 6, wherein the lateral depth defines a critical dimension of the metal gate region of the gate structure.
(10) The method of aspect 6, wherein the forming a gate structure includes using the dummy gate as a mask to anisotropically etch the layered fin structure such that opposing sidewall surfaces of the sacrificial portion and channel portion are aligned with the opposing edges of the dummy gate.
(11) The method of aspect 10, wherein the forming a gate structure further includes isotropically etching a lateral recess into each of the opposing sidewall surfaces of the sacrificial portion; and filling the lateral recess with gate spacer material.
(12) The method of aspect 11, wherein the isotropically etching a lateral recess into each of the opposing sidewall surfaces of the sacrificial portion includes etching to a lateral depth no greater than an intended thickness of the gate spacers.
(13) The method of aspect 11, wherein the filling the lateral recess with gate spacer material includes covering the substrate with the gate spacer material; and using the dummy gate as a mask to anisotropically etch the gate spacer material, such that opposing sidewall surfaces of the gate spacer material are aligned with the opposing edges of the dummy gate.
(14) The method of aspect 12, wherein the intended gate spacer thickness is 30-100 angstroms.
(15) The method of aspect 12, further including removing the dummy gate, and forming source-drain regions adjacent to the gate spacers. A remaining portion of the sacrificial portion is released, and a multilayer gate structure is formed in the metal gate region.
(16) Another aspect includes a gate all around nanowire FET device including at least one nanowire having opposing ends. A gate structure including a metal gate region surrounding a middle portion of the at least one nanowire, and gate spacers surrounding remaining end portions of the nanowire such that opposing ends of the gate spacers are aligned with respective opposing ends of the nanowire to form opposing sidewalls of the gate structure. Source-drain regions provided on the opposing sidewalls of the gate structure.
(17) The gate all around nanowire FET device of aspect 16, wherein the at least one nanowire includes a plurality of vertically stacked nanowires, wherein opposing ends of each nanowire are aligned with the opposing sidewalls of the gate structure.
(18). The gate all around nanowire FET device of aspect 16, wherein the at least one nanowire is made of Si.
(19) The gate all around nanowire FET device of aspect 16, wherein the at least one nanowire is made of SiGe.
(20). The semiconductor device according to aspect 16, wherein each of the gate spacers has a thickness of 30-100 angstroms.
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate one or more embodiments and, together with the description, explain these embodiments. The accompanying drawings have not necessarily been drawn to scale. Any values dimensions illustrated in the accompanying figures are for illustration purposes only and may or may not represent actual or preferred values or dimensions. Where applicable, some or all features may not be illustrated to assist in the description of underlying features. In the drawings:
Techniques herein pertain to device fabrication using gate-all-around processing incorporating nanowires (or nanoslabs or nanosheets) in a nanowire FET (field effect transistor) or through a stacked complimentary FET device. Gate-all-around (GAA) identifies a FET device in which a metal gate is physically wrapped around a silicon or silicon/germanium wire and is a further extension of the tri-gate process where the gate is wrapped around a silicon or silicon/germanium fin. With fin FETs, the gate wraps around on three of four sides, while with GAA FET devices, the gate wraps around all of a given channel (whether the given channel has a rectangular or circular cross-section). One type of a GAA FET device is a nanowire FET.
With tri-gate or finFET processing, the formation of the gate spacer is relatively simple because the fin runs continuously through a gate and source drain bar regions. With the advent of nanowire processing for gate-all-around fabrication, the formation of the gate spacer becomes more challenging in that the gate spacer should be formed to surround end portions of the nanowire. Further, with multi-channel devices, the gate spacer should be formed in between multiple wires that are placed overtop one another and thus needs to “fill in” the area in between the wires in the vertical as well as the horizontal orientation.
The S-D regions of the device 100 include S-D contacts 112 a and 112 b formed on either side of the gate structure adjacent to ends of nanowires 109 and outer sidewalls of the gate spacers 131. S-D contacts 112 a and 112 b are surrounded by S-D metal 130 forming the S-D electrode (also referred as S-D bar) in the S-D region. In FIG. 1 , the S-D contacts 112 a and 112 b are connected or merged with each other and metal 130 provides a single S-D electrode for both S-D contacts 112 a and 112 b. Alternatively or in addition, in some implementations, the S-D regions 112 a and 112 b may be separated to provide separate contacts for each nanowire 109. A remaining bulk fin portion of the substrate 101, sacrificial material 104 and shallow trench isolation (STI) oxide coating 111 is are also shown in the device 100.
One of the process integration issues associated with gate-all-around and nanowire processing is with the formation of the gate spacer 131. The gate spacer 131 should be deposited within regions separating nanowires 109 such that nanowires 109 protrude or extend through the gate spacer 131. The gate spacer 131 should also be defined to high precision (i.e. thickness uniformity, critical dimension control). For example, the gate spacer 131, also called low-k spacer, is what separates the metal gate from the metal contacts to the source and drain of the device. For area scaling of the standard cell size, the size of the low-k or gate spacer needs to be kept very small, often on the order of 50 A (5.0 nm) or less. The gate spacer should have low dielectric such as 4.0 so that such as small spacer can control the capacitance between the metal gate and the metal contacts. If the gate spacer 131 at any point decreases in width below a certain point, there will be capacitance issues. Since the gate spacer 131 is defined during the replacement gate module before the gate has been metalized; if the size of the gate spacer is too large, then it will take away available width from the source and drain area. For approaches where the gate spacer 131 is defined through laterally recessing the replacement gate structure, any over-recessing (and hence larger gate spacer) will cause the eventual metal gate to be smaller than intended. Techniques herein may propose a cyclic etch process using a tool such as CERTAS, manufactured by Tokyo Electron Ltd., which can be set to a very low etch rate and the etch is defined by a fixed number of cycles in order to get this level or precision. Conventional techniques do not have a desirable process to make continuous gate spacers around stacked, protruding nanowires where the thickness of the gate spacer can be maintained to a high degree of control. For example, typical gate spacers in tri-gate processes are formed simply through some type of ALD or CVD deposition. This process does not extend well to nanowire gate-all-around processing given that the wires are independent and protrude through the gate spacer material. Thus a new process integration approach is needed in order to form the gate spacer around the silicon or silicon/germanium wires.
Once a dummy gate is formed over the layered fin structure, a gate structure is formed directly under the dummy gate as shown by step 205. The gate structure includes a metal gate region and gate spacers provided on opposing sides of the metal gate region. The metal gate region is defined by inner sidewalls of the gate spacers and will include a physical gate such as the layered gate discussed in FIG. 1 . Outer sidewalls of the gate spacers are aligned with edges of the dummy gate; thus, a total critical dimension (CD) of the gate structure is equal to the CD of the dummy gate.
In forming the gate structure, a sacrificial portion (e.g., silicon or silicon germanium) of the fin is recessed selective to other materials by using isotropic etching such as with a vapor-phase etch systems. This sacrificial portion of the fin can be recessed a lateral distance equal to a desired thickness of the gate spacer. Thus the gate spacer CD can be defined by a well-controlled isotropic etch process. Once the sacrificial portion of the fin is recessed within the replacement gate, the gate spacer material can then be deposited. An anisotropic etch step is then used to remove the gate spacer material from areas outside the intended gate spacer region (defined by the edges of the dummy gate placed above the replacement gate). Thus, the gate spacer material will fill in the recessed edges of the fins and will form a consistent gate spacer where the nanowires forming a current channel will protrude through the gate spacer.
The method of FIG. 2 enables the formation of the gate spacer within the recessed areas that define protruding nanowires. The gate spacer CD control is obtained through an isotropic etch process where the edges are defined by the dummy gate edge on one end and the recess depth of sacrificial material (either the silicon or silicon/germanium) on the other end. This method provides a “fill-in” process to define the gate spacer which is much more well-controlled compared to other processing methods to produce a continuous gate spacer around protruding wires.
The method 200 of FIG. 2 may start with a semiconductor structure such as the example structure shown in FIG. 3A . The structure shows an array of multilayer fins at an intermediate stage in device processing. The structure includes a substrate 301 having the array of fins 303 thereon, with a length of the fins extending along the arrow as shown. Each fin 303 includes a bulk fin 305, SiGe layers 307 serving as a sacrificial portion, and Si nanowires 309 serving as the channel portion. The SiGe 307 will be removed to release the nanowires 309 later in the process. Bulk fin 305 is formed of silicon and remains after release of the nanowires 309. In the structure of FIG. 3A , a shallow trench isolation (STI) oxide 311 is provided at a base of the fin structure.
As seen in FIG. 3B , a protective liner 313 is deposited overtop the Si/SiGe fin structure to protect the fin from subsequent etch steps as discussed below. The protective liner 313 can be deposited, for example, as thermal SiOx, ALD SiOx, or various of MeOx (metal oxide) or SiN-based materials. Replacement gate material 315, such as polysilicon, is then deposited on the substrate 301 over the fin array and liner 313 as shown in FIG. 3C . The replacement gate material 315 may be planarized, or deposited to cause the substrate to be planarized such as by filling spaces and resulting in an over burden of material. The structure of FIG. 3C provides the starting structure of step 201 in FIG. 2 .
Returning to FIG. 2 , in step 203 a dummy gate is formed over the layered fin structure. In forming the dummy gate, sacrificial, temporary, dummy gate material is deposited on the substrate 301 as seen in FIG. 3D . The dummy gate material 317 can have selectivity to some or all other films used in the nanowire gate spacer and replacement gate open process discussed below. The dummy gate material 317 is then gate patterned, which can be executed with photoresist via self-aligned double patterning (SADP), self-aligned quad patterning (SAQP), anti-spacer processing, or directly by EUV lithography. As seen in FIG. 3E , in one embodiment, photoresist 319 is formed over the dummy gate material 317, and mask 321 defines exposure regions for the photoresist 319. A gate pattern formed by photolithography, for example, is transferred through the dummy gate material 317 and replacement gate material 315 as shown in FIG. 3F . The structure of FIG. 3F shows the completed dummy gate structure 323 formed from dummy gate material 317. As seen, the dummy gate 323 has opposing edges that define a critical dimension of the dummy gate in a direction extending along a length of the fins 303.
Once the dummy gate is formed, a gate structure is then formed directly under the dummy gate in step 205 of FIG. 2 . Returning to FIG. 3F , the dummy gates 323 may serve as a mask to etch the replacement gate material 315 thereby creating initial replacement gate structures 324. As seen in FIG. 3F , sidewalls of the replacement gate structures 324 are aligned with edges of the dummy gates 323. Areas between the dummy gates 323 and replacement gate structures define source-drain regions (or S-D bars) 325 of the device. Thus, FIG. 3F and subsequent figures show a cross section of the fins 303 cut through one of the S-D bars 325. Gate CD at this stage can be comprised of the physical gate (i.e., the metal gate region) CD plus two times a gate spacer CD.
The first relief pattern is transferred through the dummy gate layer 317 and through replacement gate layer 315 while the liner 313 protects the Si/SiGe fin. Thus, fins 303 each extend as a continuous structure through alternating replacement gate structures 324 formed by the dummy gate 323 and S-D regions 325, as seen in FIG. 3F .
Sidewalls of the replacement gate structures 324 (e.g., polysilicon) are then selectively laterally recessed under the dummy gate 323. The Si/SiGe fin is protected by the liner 313 which has selectivity to the recess etch. Specifically, as seen in FIG. 3G , the sidewalls of replacement gate material are laterally etched to form a narrowed replacement gate structure 324′, thereby forming recesses 327 under dummy gate 323. The recess depth can be defined to be equal to the intended thickness of the gate spacer. The gate spacer thickness may be from 30-100 angstroms. The recess occurs selective to the dummy gate material of dummy gate 323 which is overtop the replacement gate 315. As this lateral etch is isotropic, a depth of the recess can be precisely controlled and is substantially uniform across an area of the sidewalls.—For example, the isotropic etch on the CERTAS tool manufactured by Tokyo electron, Ltd., can be setup such that the etch rate of polysilicon or amorphous silicon can be extremely low; and the etch is setup through a fixed number of cycles in order to provide this precise control. Similarly for an atomic-layer etch type of process, the etch would be self-limiting and also run through a number of fixed cycles, thus enabling the precise control. For what is referred to as quasi-atomic layer etching, it is similar to atomic-layer etching, however the reaction is not self-terminating however the etch process follows a similar mechanism of absorption followed by monolayer etching and again would be setup to a fixed etch duration to enable the precision).
Gate spacer material is deposited to “fill in” the distance between the edge of the dummy gate 323 and the recessed edge or sidewall of the narrowed replacement gate 324′. In one embodiment, the desired gate spacer material, such as SiN, is deposited on all of the substrate and is overburdened as shown in FIG. 3H . This gate spacer material 329 is then anisotropically etched using the edges of the dummy gate 323 to define how much of the gate spacer material 329 is protected and “filled in” to form the eventual gate spacer. A result of this anisotropic etch is shown in FIG. 3I , where an initial gate spacer structure 330 is now formed from gate spacer material 329.
Next, multilayer fins 303 are cut to define nanowire channels of the FET devices. Specifically, liner 313 protecting the Si/SiGe fins 303 is removed from the substrate, and the Si/SiGe fin 303 is anisotropically etched in order to clear the fin within the S-D bar regions 325. As seen in FIG. 3J , this results in the Si 307 and SiGe 309 layers of the fins 303 having sidewalls facing the S-D bar openings 325 (i.e. the region outside of the metal gate region and the intended gate spacer region).
Sidewall surfaces of the SiGe 307 of the fins 303 are then recessed within the gate spacer structure 329 to a depth of the intended gate spacer, or slightly less than the thickness of the gate spacer. The resulting structure is shown in FIG. 3K where recessed SiGe portions 307′ are bordered by liner material 313. A portion of the lower most SiGe layer 307 may also be recessed into the STI material by this process.
The intended gate spacer material, such as SiN, is then filled into the recessed SiGe portions 307′ to form a completed gate spacer. In one embodiment, additional gate spacer material 329′ is deposited over all of the substrate 301 to fill in the recessed areas left by the recessed SiGe, as seen in FIG. 3L . The intended gate spacer material 329′ is then anisotropically etched with edge again defined by the dummy gate 323. As shown in FIG. 3M , this completes formation of the gate structure 331, which is formed of the initial gate spacer material 329, and additional gate space material 329′.
Thus, embodiments of the disclosed invention enable the formation of a gate spacer within recessed areas that expose nanowires. Gate spacer CD control is obtained through an etch process where the edges or sidewalls of the gate spacers are defined by a dummy gate edge on one end and a recess depth of either the silicon or silicon/germanium sacrificial material on the other end. This method provides a “fill-in” process to define the gate spacer which is much more well-controlled, compared to conventional processing methods, to produce a continuous gate spacer around protruding wires. The process effectively produces silicon nanowires extending through the entire gate spacer.
In the preceding description, specific details have been set forth, such as a particular geometry of a processing system and descriptions of various components and processes used therein. It should be understood, however, that techniques herein may be practiced in other embodiments that depart from these specific details, and that such details are for purposes of explanation and not limitation. Embodiments disclosed herein have been described with reference to the accompanying drawings. Similarly, for purposes of explanation, specific numbers, materials, and configurations have been set forth in order to provide a thorough understanding. Nevertheless, embodiments may be practiced without such specific details. Components having substantially the same functional constructions are denoted by like reference characters, and thus any redundant descriptions may be omitted.
Various techniques have been described as multiple discrete operations to assist in understanding the various embodiments. The order of description should not be construed as to imply that these operations are necessarily order dependent. Indeed, these operations need not be performed in the order of presentation. Operations described may be performed in a different order than the described embodiment. Various additional operations may be performed and/or described operations may be omitted in additional embodiments.
“Substrate” or “target substrate” as used herein generically refers to an object being processed in accordance with the invention. The substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a semiconductor wafer, reticle, or a layer on or overlying a base substrate structure such as a thin film. Thus, substrate is not limited to any particular base structure, underlying layer or overlying layer, patterned or un-patterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures. The description may reference particular types of substrates, but this is for illustrative purposes only.
Those skilled in the art will also understand that there can be many variations made to the operations of the techniques explained above while still achieving the same objectives of the invention. Such variations are intended to be covered by the scope of this disclosure. As such, the foregoing descriptions of embodiments of the invention are not intended to be limiting. Rather, any limitations to embodiments of the invention are presented in the following claims.
Claims (12)
1. A method of forming a gate-all-around semiconductor device, comprising:
providing a substrate having a channel portion extending in a horizontal direction, and replacement material surrounding the channel portion;
forming an etch mask above the channel portion, wherein the etch mask has a critical dimension having a width that extends in said horizontal direction; and
laterally recessing, in said horizontal direction, said replacement material surrounding the channel portion under ends of the etch mask in said horizontal direction to form recessed portions;
filling said recessed portions with a gate spacer material directly under said ends of the etch mask to form spacers, wherein said spacers are provided on opposing sides of the channel portion, and a total critical dimension of the channel portions and spacers is equal to the critical dimension of said etch mask.
2. The method of claim 1 , wherein providing said substrate comprises providing a layered fin structure having the channel portion comprising an Si channel portion and the replacement material comprising an SiGe sacrificial portion.
3. The method of claim 2 , wherein said Si channel portion comprises a plurality of Si layers and said SiGe sacrificial portion comprises a plurality of SiGe layers, said Si layers being alternately stacked with said SiGe layers.
4. A method of forming a gate-all-around semiconductor device, comprising:
providing a substrate having a layered fin structure thereon, the layered fin structure comprising a channel portion and a sacrificial portion each extending along a length of the layered fin structure, wherein the layered fin structure being covered with replacement gate material;
forming a dummy gate on said replacement gate material over said layered fin structure, wherein the dummy gate having a critical dimension which extends along said length of the layered fin structure; and
forming a gate structure directly under said dummy gate, said gate structure comprising a metal gate region and gate spacers provided on opposing sides of the metal gate region, wherein said gate spacers are formed by etching said replacement gate material under ends of said dummy gate to form lateral recesses in opposing sidewall surfaces of the layered fin structure and then filling the lateral recesses with a gate spacer material.
5. The method of claim 4 , wherein providing said substrate comprises providing a layered fin structure having an Si channel portion and an SiGe sacrificial portion.
6. The method of claim 5 , wherein said Si channel portion comprises a plurality of Si layers and said SiGe sacrificial portion comprises a plurality of SiGe layers, said Si layers being alternately stacked with said SiGe layers.
7. The method of claim 4 , wherein a total critical dimension of the gate structure is equal to the critical dimension of said dummy gate.
8. The method of claim 7 , wherein said forming the dummy gate comprises:
forming a layer of dummy gate material on said replacement gate material;
removing a portion of the dummy gate material such that a remaining portion of the dummy gate material has opposing edges defining said dummy gate having said critical dimension.
9. The method of claim 8 , wherein said forming the gate structure comprises using the dummy gate as a mask to anisotropically etch said replacement gate material such that opposing sidewall surfaces of the replacement gate material are aligned with said opposing edges of said dummy gate.
10. A gate all around nanowire FET device comprising:
at least one nanowire having opposing ends;
a gate structure comprising a metal gate region surrounding a middle portion of the at least one nanowire, and gate spacers surrounding remaining end portions of the at least one nanowire to form opposing sidewalls of the gate structure, wherein the gate structure is coextensive with the at least one nanowire in a direction running from one of the opposing sidewalls to another of the opposing sidewalls, and the opposing ends of the at least one nanowire are level with the opposing sidewalls of the gate structure; and
source-drain regions provided on said opposing sidewalls of the gate structure.
11. The gate all around nanowire FET device of claim 10 , wherein said at least one nanowire comprises a plurality of vertically stacked nanowires, wherein each nanowire is coextensive with said gate structure.
12. The gate all around nanowire FET device of claim 10 , wherein said at least one nanowire is made of a material selected from Si and SiGe.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/435,411 US10916637B2 (en) | 2016-11-14 | 2019-06-07 | Method of forming gate spacer for nanowire FET device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662421528P | 2016-11-14 | 2016-11-14 | |
US15/812,263 US10347742B2 (en) | 2016-11-14 | 2017-11-14 | Method of forming gate spacer for nanowire FET device |
US16/435,411 US10916637B2 (en) | 2016-11-14 | 2019-06-07 | Method of forming gate spacer for nanowire FET device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/812,263 Continuation US10347742B2 (en) | 2016-11-14 | 2017-11-14 | Method of forming gate spacer for nanowire FET device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190296128A1 US20190296128A1 (en) | 2019-09-26 |
US10916637B2 true US10916637B2 (en) | 2021-02-09 |
Family
ID=62106433
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/812,263 Active US10347742B2 (en) | 2016-11-14 | 2017-11-14 | Method of forming gate spacer for nanowire FET device |
US16/435,411 Active US10916637B2 (en) | 2016-11-14 | 2019-06-07 | Method of forming gate spacer for nanowire FET device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/812,263 Active US10347742B2 (en) | 2016-11-14 | 2017-11-14 | Method of forming gate spacer for nanowire FET device |
Country Status (5)
Country | Link |
---|---|
US (2) | US10347742B2 (en) |
KR (1) | KR102393744B1 (en) |
CN (1) | CN109952653B (en) |
TW (1) | TWI749100B (en) |
WO (1) | WO2018090001A1 (en) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102326463B1 (en) * | 2016-11-14 | 2021-11-12 | 도쿄엘렉트론가부시키가이샤 | Methods to Prevent Charge Transfer to Bulk Silicon for Nanowire and Nanoslab Processing |
KR102574454B1 (en) | 2016-12-16 | 2023-09-04 | 삼성전자 주식회사 | Semiconductor devices and method of manufacturing the same |
KR102307127B1 (en) * | 2017-06-14 | 2021-10-05 | 삼성전자주식회사 | Semiconductor device |
US10600889B2 (en) | 2017-12-22 | 2020-03-24 | International Business Machines Corporation | Nanosheet transistors with thin inner spacers and tight pitch gate |
US11062959B2 (en) * | 2018-03-19 | 2021-07-13 | International Business Machines Corporation | Inner spacer and junction formation for integrating extended-gate and standard-gate nanosheet transistors |
US11387319B2 (en) * | 2019-09-11 | 2022-07-12 | International Business Machines Corporation | Nanosheet transistor device with bottom isolation |
US11296226B2 (en) * | 2019-10-16 | 2022-04-05 | International Business Machines Corporation | Transistor having wrap-around source/drain contacts and under-contact spacers |
US11574846B2 (en) | 2019-12-15 | 2023-02-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate formation of semiconductor devices |
DE102020128407A1 (en) * | 2019-12-15 | 2021-06-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | GATE FORMATION OF SEMICONDUCTOR DEVICES |
US11450738B2 (en) * | 2020-03-27 | 2022-09-20 | Intel Corporation | Source/drain regions in integrated circuit structures |
US11309424B2 (en) * | 2020-04-13 | 2022-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11532720B2 (en) * | 2020-04-29 | 2022-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
US11735591B2 (en) | 2020-05-22 | 2023-08-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices with dielectric fins and method for forming the same |
DE102021106093A1 (en) * | 2020-05-22 | 2021-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | SEMICONDUCTOR DEVICES WITH DIELECTRIC FINS AND METHOD OF MANUFACTURING THEREOF |
US20210384307A1 (en) * | 2020-06-03 | 2021-12-09 | Intel Corporation | Source/drain regions in integrated circuit structures |
US11437240B2 (en) | 2020-08-05 | 2022-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor gate structure and method of forming |
US11502169B2 (en) | 2020-12-21 | 2022-11-15 | International Business Machines Corporation | Nanosheet semiconductor devices with n/p boundary structure |
WO2022250820A1 (en) * | 2021-05-28 | 2022-12-01 | Applied Materials, Inc. | Void-free contact trench fill in gate-all-around fet archtecture |
KR102543931B1 (en) * | 2021-08-18 | 2023-06-19 | 포항공과대학교 산학협력단 | Gate-all-around field-effect transistor with tench inner-spacer and manufacturing method thereof |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090085119A1 (en) | 2007-09-28 | 2009-04-02 | Commissariat A L'energie Atomique | Double-gate transistor structure equipped with a multi-branch channel |
US20120313170A1 (en) | 2011-06-10 | 2012-12-13 | International Business Machines Corporation | Fin-Last Replacement Metal Gate FinFET |
US20130341704A1 (en) | 2011-12-30 | 2013-12-26 | Willy Rachmady | Variable gate width for gate all-around transistors |
US20140021538A1 (en) | 2012-07-17 | 2014-01-23 | International Business Machines Corporation | Replacement Gate Fin First Wire Last Gate All Around Devices |
US20140335673A1 (en) | 2013-05-10 | 2014-11-13 | Samsung Electronics Co., Ltd. | Methods of manufacturing finfet semiconductor devices using sacrificial gate patterns and selective oxidization of a fin |
US20150287826A1 (en) * | 2014-04-02 | 2015-10-08 | International Business Machines Corporation | Method of forming well-controlled extension profile in mosfet by silicon gemanium based sacrificial layer |
US20150333167A1 (en) * | 2014-05-19 | 2015-11-19 | International Business Machines Corporation | Dual fill silicon-on-nothing field effect transistor |
US20150372104A1 (en) | 2014-06-23 | 2015-12-24 | Stmicroelctronics, Inc. | Multi-channel gate-all-around fet |
US9349868B1 (en) | 2015-06-26 | 2016-05-24 | International Business Machines Corporation | Gate all-around FinFET device and a method of manufacturing same |
US20160148935A1 (en) * | 2014-11-26 | 2016-05-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (finfet) device with controlled end-to-end critical dimension and method for forming the same |
US9490340B2 (en) * | 2014-06-18 | 2016-11-08 | Globalfoundries Inc. | Methods of forming nanowire devices with doped extension regions and the resulting devices |
US20160365426A1 (en) | 2015-06-15 | 2016-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices including gate spacer with gap or void and methods of forming the same |
US20160365411A1 (en) | 2015-06-15 | 2016-12-15 | International Business Machines Corporation | Series resistance reduction in vertically stacked silicon nanowire transistors |
US20170005188A1 (en) | 2015-06-30 | 2017-01-05 | International Business Machines Corporation | Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire fet |
US20170053998A1 (en) * | 2014-03-24 | 2017-02-23 | Intel Corporation | Integration methods to fabricate internal spacers for nanowire devices |
US20170104062A1 (en) | 2015-10-12 | 2017-04-13 | International Business Machines Corporation | Stacked Nanowires |
US20170179275A1 (en) | 2014-04-04 | 2017-06-22 | Tang ZONG | Fin-type semiconductor structure and method for forming the same |
US20170330955A1 (en) | 2014-12-22 | 2017-11-16 | Intel Corporation | Optimizing gate profile for performance and gate fill |
US9853101B2 (en) * | 2015-10-07 | 2017-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained nanowire CMOS device and method of forming |
US9887264B2 (en) | 2015-12-10 | 2018-02-06 | International Business Machines Corporation | Nanowire field effect transistor (FET) and method for fabricating the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101678405B1 (en) * | 2012-07-27 | 2016-11-22 | 인텔 코포레이션 | Nanowire transistor devices and forming techniques |
WO2015050546A1 (en) * | 2013-10-03 | 2015-04-09 | Intel Corporation | Internal spacers for nanowire transistors and method of fabrication thereof |
US9966471B2 (en) * | 2014-06-27 | 2018-05-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked Gate-All-Around FinFET and method forming the same |
US9647071B2 (en) * | 2015-06-15 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | FINFET structures and methods of forming the same |
-
2017
- 2017-11-14 US US15/812,263 patent/US10347742B2/en active Active
- 2017-11-14 KR KR1020197015333A patent/KR102393744B1/en active IP Right Grant
- 2017-11-14 TW TW106139275A patent/TWI749100B/en active
- 2017-11-14 CN CN201780070047.7A patent/CN109952653B/en active Active
- 2017-11-14 WO PCT/US2017/061539 patent/WO2018090001A1/en active Application Filing
-
2019
- 2019-06-07 US US16/435,411 patent/US10916637B2/en active Active
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8288823B2 (en) | 2007-09-28 | 2012-10-16 | Commissariat A L'energie Atomique | Double-gate transistor structure equipped with a multi-branch channel |
US20090085119A1 (en) | 2007-09-28 | 2009-04-02 | Commissariat A L'energie Atomique | Double-gate transistor structure equipped with a multi-branch channel |
US20140117464A1 (en) | 2011-06-10 | 2014-05-01 | International Business Machines Corporation | Fin-Last Replacement Metal Gate FinFET |
US20120313170A1 (en) | 2011-06-10 | 2012-12-13 | International Business Machines Corporation | Fin-Last Replacement Metal Gate FinFET |
US8969965B2 (en) | 2011-06-10 | 2015-03-03 | International Business Machines Corporation | Fin-last replacement metal gate FinFET |
US8637359B2 (en) | 2011-06-10 | 2014-01-28 | International Business Machines Corporation | Fin-last replacement metal gate FinFET process |
US20130341704A1 (en) | 2011-12-30 | 2013-12-26 | Willy Rachmady | Variable gate width for gate all-around transistors |
US20140021538A1 (en) | 2012-07-17 | 2014-01-23 | International Business Machines Corporation | Replacement Gate Fin First Wire Last Gate All Around Devices |
US20140335673A1 (en) | 2013-05-10 | 2014-11-13 | Samsung Electronics Co., Ltd. | Methods of manufacturing finfet semiconductor devices using sacrificial gate patterns and selective oxidization of a fin |
US20170053998A1 (en) * | 2014-03-24 | 2017-02-23 | Intel Corporation | Integration methods to fabricate internal spacers for nanowire devices |
US20150287826A1 (en) * | 2014-04-02 | 2015-10-08 | International Business Machines Corporation | Method of forming well-controlled extension profile in mosfet by silicon gemanium based sacrificial layer |
US20170179275A1 (en) | 2014-04-04 | 2017-06-22 | Tang ZONG | Fin-type semiconductor structure and method for forming the same |
US20150333167A1 (en) * | 2014-05-19 | 2015-11-19 | International Business Machines Corporation | Dual fill silicon-on-nothing field effect transistor |
US9490340B2 (en) * | 2014-06-18 | 2016-11-08 | Globalfoundries Inc. | Methods of forming nanowire devices with doped extension regions and the resulting devices |
US9502518B2 (en) | 2014-06-23 | 2016-11-22 | Stmicroelectronics, Inc. | Multi-channel gate-all-around FET |
US20160111513A1 (en) | 2014-06-23 | 2016-04-21 | Stmicroelectronics, Inc. | Multi-channel gate-all-around fet |
US9748352B2 (en) | 2014-06-23 | 2017-08-29 | Stmicroelectronics, Inc | Multi-channel gate-all-around FET |
US20150372104A1 (en) | 2014-06-23 | 2015-12-24 | Stmicroelctronics, Inc. | Multi-channel gate-all-around fet |
US9508719B2 (en) | 2014-11-26 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field effect transistor (FinFET) device with controlled end-to-end critical dimension and method for forming the same |
US20160148935A1 (en) * | 2014-11-26 | 2016-05-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (finfet) device with controlled end-to-end critical dimension and method for forming the same |
US20170076946A1 (en) | 2014-11-26 | 2017-03-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin Field Effect Transistor (FinFET) Device with Controlled End-to-End Critical Dimension and Method for Forming the Same |
US20170330955A1 (en) | 2014-12-22 | 2017-11-16 | Intel Corporation | Optimizing gate profile for performance and gate fill |
US20160365411A1 (en) | 2015-06-15 | 2016-12-15 | International Business Machines Corporation | Series resistance reduction in vertically stacked silicon nanowire transistors |
US20160365426A1 (en) | 2015-06-15 | 2016-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices including gate spacer with gap or void and methods of forming the same |
US20160380003A1 (en) | 2015-06-26 | 2016-12-29 | International Business Machines Corporation | Gate all-around finfet device and a method of manufacturing same |
US9721970B2 (en) | 2015-06-26 | 2017-08-01 | International Business Machines Corporation | Gate all-around FinFET device and a method of manufacturing same |
US20170236932A1 (en) | 2015-06-26 | 2017-08-17 | International Business Machines Corporation | Gate all-around finfet device and a method of manufacturing same |
US9349868B1 (en) | 2015-06-26 | 2016-05-24 | International Business Machines Corporation | Gate all-around FinFET device and a method of manufacturing same |
US20170005188A1 (en) | 2015-06-30 | 2017-01-05 | International Business Machines Corporation | Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire fet |
US9853101B2 (en) * | 2015-10-07 | 2017-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained nanowire CMOS device and method of forming |
US20170104062A1 (en) | 2015-10-12 | 2017-04-13 | International Business Machines Corporation | Stacked Nanowires |
US9887264B2 (en) | 2015-12-10 | 2018-02-06 | International Business Machines Corporation | Nanowire field effect transistor (FET) and method for fabricating the same |
Non-Patent Citations (1)
Title |
---|
International Search Report and Written Opinion dated Feb. 21, 2018 in PCT/US2017/061539, 10 pages. |
Also Published As
Publication number | Publication date |
---|---|
US20190296128A1 (en) | 2019-09-26 |
TWI749100B (en) | 2021-12-11 |
US20180138291A1 (en) | 2018-05-17 |
US10347742B2 (en) | 2019-07-09 |
TW201830692A (en) | 2018-08-16 |
KR20190072623A (en) | 2019-06-25 |
CN109952653A (en) | 2019-06-28 |
KR102393744B1 (en) | 2022-05-02 |
WO2018090001A1 (en) | 2018-05-17 |
CN109952653B (en) | 2022-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10916637B2 (en) | Method of forming gate spacer for nanowire FET device | |
KR102435153B1 (en) | Method of Incorporating Multiple Channel Materials in a Complementary Field Effect Transistor (CFET) | |
US10991626B2 (en) | Method for controlling transistor delay of nanowire or nanosheet transistor devices | |
US9117908B2 (en) | Methods of forming replacement gate structures for semiconductor devices and the resulting semiconductor products | |
TWI524531B (en) | Fin-type field effect transistor (finfet) and method of fabricating a semiconductor device | |
US8703557B1 (en) | Methods of removing dummy fin structures when forming finFET devices | |
US20160190339A1 (en) | Semiconductor devices with conductive contact structures having a larger metal silicide contact area | |
CN107887327B (en) | Controlling self-aligned gate length in vertical transistor replacement gate flow | |
TW201719769A (en) | Fabricating method of fin field effect transistor | |
TW201903856A (en) | Semiconductor device and method for fabricating the same | |
US9985025B1 (en) | Active pattern structure and semiconductor device including the same | |
US20160086952A1 (en) | Preventing epi damage for cap nitride strip scheme in a fin-shaped field effect transistor (finfet) device | |
US20190221639A1 (en) | Nanosheet device and method for fabricating the same | |
US20240055502A1 (en) | Semiconductor device and formation method thereof | |
WO2023212863A1 (en) | A method for producing a fet structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |