US10312126B1 - TCB bond tip design to mitigate top die warpage and solder stretching issue - Google Patents
TCB bond tip design to mitigate top die warpage and solder stretching issue Download PDFInfo
- Publication number
- US10312126B1 US10312126B1 US15/830,648 US201715830648A US10312126B1 US 10312126 B1 US10312126 B1 US 10312126B1 US 201715830648 A US201715830648 A US 201715830648A US 10312126 B1 US10312126 B1 US 10312126B1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- port
- purge
- flow unit
- fluid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6838—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
- H01L2224/75302—Shape
- H01L2224/7531—Shape of other parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75745—Suction holding means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1432—Central processing unit [CPU]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the embodiments described herein relate to semiconductor tools and methods of forming semiconductor device assemblies.
- the semiconductor tool may be a bond tip having a vacuum port and purge ports with channels coupling the vacuum port with the purge ports.
- the vacuum port may be used to selectively couple a semiconductor device to the bond tip, and fluid flowing through both the purge ports and the vacuum port may enable adequate interconnects to be formed between the semiconductor device coupled to the bond tip and another semiconductor device.
- Semiconductor device assemblies typically include a semiconductor device, such as a die, mounted on a substrate.
- the semiconductor device assembly may include various functional features, such as memory cells, processor circuits, and imager devices.
- the semiconductor device assembly may include semiconductor devices stacked upon and electrically connected to one another by interconnects between adjacent devices.
- interconnects may be formed by reflowing tin-silver (SnAg), also known as solder, to form interconnects between the semiconductor devices.
- tin-silver also known as solder
- Individual interconnects may be formed by reflowing various materials such as, but not limited to, tin-silver-copper solder, indium, or the like, as would be recognized by one of ordinary skill in the art having the benefit of this disclosure.
- FIG. 7 shows a prior art semiconductor device assembly 200 that includes a stack of semiconductor devices 220 , 230 , 240 , 250 on a substrate 210 .
- a plurality of interconnects 225 , 235 , 245 , 255 connect the semiconductor devices 220 , 230 , 240 , 250 to each other as well as the substrate 210 .
- a bond tip 260 may be used to selectively position the upper most, top, or last semiconductor device 250 to the stack of semiconductor devices 240 , 230 , 220 , as discussed herein.
- the withdrawal of air (not shown) through a vacuum port 263 via a flow unit 280 fluidly coupled to the vacuum port 263 via a conduit 285 creates a vacuum on the bottom surface 262 , shown in FIG. 6 , of the bond tip 260 .
- FIG. 6 is a schematic showing a bottom surface of a prior art bond tip 260 .
- the vacuum port 263 if fluidly coupled with channels or grooves 264 - 271 in the bottom surface 262 of the bond tip 260 . Fluidly coupling the channels 264 - 271 with the vacuum port 263 enables a vacuum to be formed along the bottom 262 of the bond tip 260 as air is withdrawn (not shown) via the flow device 280 (shown in FIG. 7 ) to selectively couple or attach a semiconductor device to the bottom surface 262 of the bond tip 260 .
- FIG. 7 shows the top semiconductor device 250 positioned adjacent to stack of semiconductor devices 240 , 230 , 220 via the bond tip 260 .
- the withdrawal of air creates a vacuum to selectively attach or couple the semiconductor device 250 to the bond tip 260 .
- the semiconductor device assembly 200 is then heated to a predetermined temperature to reflow the interconnects 225 , 235 , 245 , 255 between the semiconductor devices 220 , 230 , 240 , 250 and the substrate 210 .
- the semiconductor device 250 may assume an intrinsic warpage profile, which may result in the inadequate formation of interconnects between the top semiconductor device 250 and the adjacent semiconductor device 240 .
- the interconnects 225 E along the outer edges of the semiconductor device 250 may become stretched, as shown in FIG. 7 , forming inadequate interconnects between the two semiconductor devices 250 , 240 .
- Pressure may be applied to the top surface 261 of the bond tip 260 in an effort to prevent the interconnects 255 E along the outer edges or periphery of the semiconductor device 250 from stretching due to the warpage of the semiconductor device 250 .
- the flow device 280 may flow a fluid, shown as arrows F, through the vacuum port 263 against the top surface of the top semiconductor device 250 in an effort to prevent the interconnects 255 E along the periphery of the semiconductor device 250 from stretching due to the warpage of the semiconductor device 250 .
- the applied pressure and fluid flowing, shown as arrows F through the vacuum port 263 may not be adequate to prevent the interconnects 255 E along the periphery from stretching during the reflow process.
- FIG. 1 is a schematic showing an embodiment of a bond tip positioning a semiconductor device on top of a stack of semiconductor devices.
- FIG. 2 is a schematic showing an embodiment of a bond tip positioning a semiconductor device on top of a stack of semiconductor devices.
- FIG. 3 is a schematic showing an embodiment of a bond tip positioning a semiconductor device on top of a stack of semiconductor devices.
- FIG. 4 is a schematic showing an embodiment of a bond tip positioning a semiconductor device on top of a stack of semiconductor devices.
- FIG. 5 is a schematic showing a bottom surface of an embodiment of a bond tip.
- FIG. 6 is a schematic showing a bottom surface of a prior art bond tip.
- FIG. 7 is a schematic showing a prior art bond tip positioning a semiconductor device on top of a stack of semiconductor devices.
- FIG. 8 is a flow chart of an embodiment of a method of forming a semiconductor device assembly.
- semiconductor device assembly can refer to an assembly of one or more semiconductor devices, semiconductor device packages, and/or substrates, which may include interposers, supports, and/or other suitable substrates.
- the semiconductor device assembly may be manufactured as, but not limited to, discrete package form, strip or matrix form, and/or wafer panel form.
- semiconductor device generally refers to a solid-state device that includes semiconductor material.
- a semiconductor device can include, for example, a semiconductor substrate, wafer, panel, or a single die from a wafer or substrate.
- a semiconductor device may refer herein to a semiconductor die, but semiconductor devices are not limited to semiconductor dies.
- semiconductor device package can refer to an arrangement with one or more semiconductor devices incorporated into a common package.
- a semiconductor package can include a housing or casing that partially or completely encapsulates at least one semiconductor device.
- a semiconductor package can also include a substrate that carries one or more semiconductor devices. The substrate may be attached to or otherwise incorporate within the housing or casing.
- the terms “vertical,” “lateral,” “upper,” and “lower” can refer to relative directions or positions of features in the semiconductor devices and/or semiconductor device assemblies shown in the Figures. For example, “upper” or “uppermost” can refer to a feature positioned closer to the top of a page than another feature. These terms, however, should be construed broadly to include semiconductor devices and/or semiconductor device assemblies having other orientations, such as inverted or inclined orientations where top/bottom, over/under, above/below, up/down, and left/right can be interchanged depending on the orientation.
- a semiconductor tool comprises a bond tip having a vacuum port and a first purge port with a first channel coupling the vacuum port with the first purge port.
- a first flow unit is coupled to the vacuum port with the first flow unit being configured to withdraw air through the vacuum port in a first mode of operation and provide a fluid through the vacuum port in a second mode of operation.
- a second flow unit is coupled to the purge port with the second flow unit being configured to provide a fluid through the first purge port.
- a system comprises a bond tip having a central vacuum port, a plurality of purge ports, and a plurality of channels fluid coupling the vacuum port with each of the plurality of purge ports, which are located along the periphery of the bond tip.
- the system includes a first flow unit, a second flow unit, and a substrate.
- At least one semiconductor is on the substrate and a final semiconductor device is selectively attached to the bond tip by withdrawing air through the central vacuum port via the first flow unit.
- the final semiconductor device is configured to be attached on top of the at least one semiconductor device on the substrate.
- the at least one semiconductor device may comprises two or more semiconductor devices stacked on the substrate with the final semiconductor device be configured to be attached on top of the stack of semiconductor devices.
- a method of forming a semiconductor device assembly comprises withdrawing air through a vacuum port in a bond tip to selectively attach a first surface of a first semiconductor device to a bottom surface of the bond tip.
- the method includes positioning the first semiconductor device adjacent to a second semiconductor device and heating the first and second semiconductor devices to a predetermined temperature to reflow a plurality of interconnects between a second surface of the first semiconductor device and the second semiconductor device.
- the method includes flowing a fluid through a plurality of purge ports in the bond tip, the fluid flowing against the first surface of the first semiconductor device and stopping the withdrawal of air through the vacuum port upon heating the first and second semiconductor devices to the predetermined temperature.
- the method includes flowing a fluid through the vacuum port in the bond tip after flowing fluid through the plurality of purge ports, the fluid through the vacuum port flowing against the first surface of the first semiconductor device.
- FIG. 1 shows a schematic of a system, or semiconductor device assembly, 100 that includes a plurality of semiconductor devices 120 , 130 , 140 , 150 that are stacked onto a top or first surface of a substrate 110 .
- the lower most semiconductor device 120 is electrically connected to the substrate 110 via a plurality of interconnects 125 .
- the other semiconductor devices 130 , 140 , 150 are electrically connected to each other via interconnects 135 , 145 , 155 as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- a tool, referred to herein as a bond tip, 160 is used to position and connect the top or final semiconductor device 150 to the stack of semiconductor devices 120 , 130 , 140 positioned on the substrate 110 , as discussed herein.
- the stack of semiconductor devices may comprise, but is not limited to, two semiconductor devices, four semiconductor devices, eight semiconductor devices, or any other number of semiconductor devices.
- the bond tip 160 is used to selectively move the top or final semiconductor device 150 to the top of the stack of semiconductor devices 120 , 130 , 140 .
- a first flow unit 180 is used to withdraw air, or in other words provide a vacuum indicated by arrows V, to a vacuum port 163 on the bottom or second surface 162 of the bond tip 160 .
- the first flow unit 180 may be configured to withdraw air, arrows V, via conduit 185 in a first mode of operation and input or flow a fluid, arrows Pc shown in FIG. 4 , into conduit 185 in a second mode of operation.
- two units could be provided with one unit configured to withdraw air and the other unit configured to input or flow a fluid into the conduit 185 as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the fluid may be air, nitrogen, and/or other fluids as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the conduit 185 provides communication between the first flow unit 180 and the vacuum port 163 , which extends from the first or top surface 161 of the bond tip 160 to the second or bottom surface 162 of the bond tip 160 .
- the withdrawal of air, arrows V, from the vacuum port 163 via conduit 185 and the first flow unit 180 provides a vacuum to selectively connect the top surface of the semiconductor device 150 to the bottom surface 162 of the bond tip 160 .
- the bond tip 160 may be used to position the semiconductor device 150 adjacent to the semiconductor device 140 .
- the system 100 may then be heated to a predetermined temperature, which reflows the interconnects 125 , 135 , 145 , 155 between the semiconductor devices 120 , 130 , 140 , 150 .
- Pressure is applied to the top surface 161 of the bond tip 160 to potentially enable adequate interconnects between the semiconductor devices 120 , 130 , 140 , 150 .
- Fluid flowing, arrows P in FIGS. 2-4 , out of the purge ports 164 (shown in FIG. 5 ), 165 , 166 , and 167 (shown in FIG. 5 ) also may enable adequate interconnects between the semiconductor devices 120 , 130 , 140 , 150 , as discussed herein.
- the flow of fluid, arrows P, out of the purge ports 164 , 165 , 166 , 167 may alleviate stretching of the interconnects at the edges between the semiconductor devices 140 , 150 , as discussed herein.
- While the first flow unit 180 provides a vacuum to selectively connect the top surface of the semiconductor device 150 to the bottom surface 162 of the bond tip 160 the purge ports 164 , 165 , 166 , 167 , which are in communication with the vacuum port 163 , as discuss herein, may be a closed system.
- a second flow unit 190 may be connected to the purge ports 164 , 165 , 166 , 167 via conduits 195 with a valve 191 A, 191 B positioned between the first flow unit 190 and a respective purge port 165 , 166 .
- each purge port 164 , 165 , 166 , 167 may have a corresponding valve as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the valves 191 A, 191 B may be closed while the first flow unit 180 withdraws air through the vacuum port 163 and while the second flow unit 190 does not provide a fluid through the purge ports 164 , 165 , 166 , 167 , as shown in FIG. 1 .
- second flow unit 190 may provide a closed system with the purge ports 164 , 165 , 166 , 167 while not providing any fluid.
- FIG. 2 shows a schematic of the system, or semiconductor device assembly, 100 as the system 100 has been heated to a predetermined temperature.
- the predetermine temperature is the temperature at which the interconnects 125 , 135 , 145 , 155 between the semiconductor devices 120 , 130 , 140 , 150 will reflow.
- the predetermined temperature may be, but is not limited to, 225 degrees Celsius.
- the predetermined temperature may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- a second flow unit 190 Upon reaching the predetermine temperature, a second flow unit 190 provides a flow of fluid, shown as arrows P, to purge ports 164 (shown in FIG. 5 ), 165 , 166 , 167 (shown in FIG. 5 ) via conduits 195 . If a valve 191 A, 191 B is positioned between the second flow unit 190 and the purge ports 165 , 166 , the valves 191 A, 191 B will be opened to permit the second flow unit 190 to flow fluid, shown as arrows P, through the purge ports 164 , 165 , 166 , 167 against the top surface of the top semiconductor device 150 .
- FIGS. 1-4 show four semiconductor devices 120 , 130 , 140 , 150 for illustrative purposes.
- the bond tip 160 of the present disclosure may be used to prevent interconnects between a top semiconductor device and an adjacent semiconductor device from stretching due to an intrinsic warpage profile of the top semiconductor device whether the stack of semiconductor devices comprises two semiconductor devices, three semiconductor devices, four semiconductor devices, eight semiconductor devices, or any other number of semiconductor devices as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- fluid may be flowed out of the purge ports 164 , 165 , 166 , 167 , shown as arrows P, while air is withdrawn, shown as arrows V, by the first flow unit 180 through the vacuum port 163 .
- the system 100 may both flow fluid, arrows P, through the purge ports 164 , 165 , 166 , 167 and withdraw air, arrows V, through the vacuum port 163 for a relatively short duration.
- the system 100 may provide both purge flow, arrows P, and withdraw air, arrows V, for a range between 0 to 0.3 seconds. This range of providing both purge flow, arrows P, and withdraw air, arrows V, may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- FIG. 3 shows a schematic of the system, or semiconductor device assembly, 100 after the first flow unit 180 has stopped withdrawing air though the vacuum port 163 and conduit 185 .
- the system 100 continues to provide fluid, shown as arrows P, through the purge ports 164 (shown in FIG. 5 ), 165 , 166 , 167 (shown in FIG. 5 ) via conduits 195 .
- the system 100 may include a flow unit for each individual purge port 164 , 165 , 166 , 167 . As shown in FIG.
- a second flow unit 190 A provides fluid flow, arrows P, to purge port 165 via conduit 195 and a third flow unit 190 B provides fluid flow, arrows P, to purge port 166 via conduit 195 .
- a fourth flow unit may provide fluid flow to purge port 164 and a fifth flow unit (not shown) may provide fluid flow to purge port 167 as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the fluid flow, arrows P, through the purge ports 164 , 165 , 166 , 167 against the top surface of the top semiconductor device 150 applies pressure to the top semiconductor device 150 along the periphery or outer edges to prevent the interconnects 155 along the edges from stretching due to an intrinsic warpage profile of the top semiconductor device 150 .
- the system 100 may flow fluid out of the purge ports 164 , 165 , 166 , 167 , shown as arrows P, without withdrawing air through the vacuum port 163 or providing fluid flow against the top semiconductor 150 through the vacuum port 163 .
- the system 100 may both flow, arrows P, through the purge ports 164 , 165 , 166 , 167 and withdraw air, arrows V, through the vacuum port 163 for a relatively short duration.
- the system 100 may provide both purge flow, arrows P, and withdraw air, arrows V, for a range between 0 to 0.3 seconds. This range of providing both purge flow, arrows P, and withdraw air, arrows V, may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the system 100 may provide a delay of the first flow unit 180 as it switches from a first mode of operation of withdrawing air, arrows V, through the vacuum port 163 and a second mode of operation of providing fluid, arrows Pc (shown in FIG. 4 ) through vacuum port 163 .
- the delay may be range between 0.1 to 0.3 seconds. This range for switching between the first mode of operation and the second mode of operation of the first flow unit 180 may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- FIG. 4 shows a schematic of the system 100 with the first flow unit 180 providing fluid, shown as arrows Pc, though the vacuum port 163 via conduit 185 and also providing fluid, shown as arrows P, through the purge ports 164 (shown in FIG. 5 ), 165 , 166 , 167 (shown in FIG. 5 ) via conduits 195 .
- the purge flow, arrows Pc, through the vacuum port 163 and the purge flow, arrows P, through the purge ports 164 , 165 , 166 , 167 will continue until interconnects 125 , 135 , 145 , 155 have cooled and formed within the semiconductor device assembly 100 .
- the system 100 may be configured to provide the purge flow, arrows Pc, through the vacuum port 163 and the purge flow, arrows P, through the purge ports 164 , 165 , 166 , 167 the semiconductor device assembly 100 has cooled to a second predetermined temperature has been reached.
- the second predetermined temperature may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- FIG. 5 is a schematic showing a bottom surface of an embodiment of a bond tip 160 .
- the bond tip 160 include a vacuum 163 , which may be located in the general center of the bond top 160 .
- the bond tip 160 includes purge ports 164 , 165 , 166 , 167 , which may be located along the periphery of the bond tip 160 .
- the purge ports 164 , 165 , 166 , 167 may each be substantially located adjacent to corners of the bond tip, as shown in FIG. 5 .
- the bond tip 160 includes a plurality of channels, or grooves, that fluidly couple the vacuum port 163 and the purge ports 164 , 165 , 166 , 167 , as discussed herein.
- a first channel 168 fluidly couples the vacuum port 163 with a first purge port 164 .
- a second channel 169 fluidly couples the vacuum port 163 with a second purge port 165
- a third channel 170 fluidly couples the vacuum port 163 with a third purge port 166
- a fourth channel 171 fluidly couples the vacuum port 163 with a fourth purge port 167 .
- a fifth channel 172 fluidly couples the first purge port 164 with the second purge port 165 .
- a sixth channel 173 fluidly couples the second purge port 165 with the third purge port 166
- a seventh channel 174 fluidly couples the third purge port 166 with the fourth purge port 167
- an eight channel 175 fluid couples the fourth purge port 167 with the first purge port 164 .
- the channels 168 - 175 are configured to provide a vacuum along each channel 168 - 175 when the bottom of the bond tip 160 is engaged with a semiconductor device while air is withdrawn through the vacuum port 163 , as discussed herein.
- the shape, configuration, number, and location of the channels and ports are shown for illustrative purposes and may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- FIG. 8 is a flow chart of an embodiment of a method 300 of forming a semiconductor device assembly.
- the method 300 includes withdrawing air through a vacuum port in a bond tip to selectively attach a first surface of a first semiconductor device to a bottom surface of the bond tip, at step 310 .
- the method 300 includes positioning the first semiconductor device adjacent to a second semiconductor device and includes heating the first and second semiconductor devices to a predetermined temperature to reflow a plurality of interconnects between a second surface of the first semiconductor device and the second semiconductor device, at step 330 .
- the method 300 includes flowing a fluid through a plurality of purge ports in the bond tip, the fluid flowing against the first surface of the first semiconductor device, at step 340 .
- the method 300 includes stopping the withdrawal of air through the vacuum port upon heating the first and second semiconductor devices to the predetermined temperature. Flowing a fluid through a plurality of purge ports in the bond tip may occur prior to stopping the withdrawal of air through the vacuum port. In one embodiment, the fluid may be flowed through the purge ports may be, but is not limited to, 0.1 seconds to 0.3 seconds prior to stopping the withdrawal of air through the vacuum port. The overlap of flowing fluid through the purge ports and withdrawing air through the vacuum port may be varied depending on the application as would be appreciated by one of ordinary skill in the art having the benefit of this disclosure.
- the method 300 includes flowing a fluid through the vacuum port in the bond tip after flowing fluid through the plurality of purge ports, the fluid through the vacuum port flowing against the first surface of the first semiconductor device, at step 360 .
- the flowing of fluid through the purge ports and the vacuum port may enable sufficient interconnects to be formed between the first semiconductor device and the second semiconductor device.
Abstract
Description
Claims (15)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/830,648 US10312126B1 (en) | 2017-12-04 | 2017-12-04 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
CN201811360350.3A CN109872958A (en) | 2017-12-04 | 2018-11-15 | Semiconductor tools and the method for being used to form semiconductor device assemblies |
US16/383,979 US10937682B2 (en) | 2017-12-04 | 2019-04-15 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/830,648 US10312126B1 (en) | 2017-12-04 | 2017-12-04 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/383,979 Continuation US10937682B2 (en) | 2017-12-04 | 2019-04-15 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
Publications (2)
Publication Number | Publication Date |
---|---|
US10312126B1 true US10312126B1 (en) | 2019-06-04 |
US20190172744A1 US20190172744A1 (en) | 2019-06-06 |
Family
ID=66658528
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/830,648 Active US10312126B1 (en) | 2017-12-04 | 2017-12-04 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
US16/383,979 Active US10937682B2 (en) | 2017-12-04 | 2019-04-15 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/383,979 Active US10937682B2 (en) | 2017-12-04 | 2019-04-15 | TCB bond tip design to mitigate top die warpage and solder stretching issue |
Country Status (2)
Country | Link |
---|---|
US (2) | US10312126B1 (en) |
CN (1) | CN109872958A (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100059904A1 (en) * | 2008-09-11 | 2010-03-11 | Canon Kabushiki Kaisha | Imprint apparatus |
US20120088362A1 (en) * | 2010-10-08 | 2012-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal Compressive Bond Head |
US20130181037A1 (en) * | 2010-06-30 | 2013-07-18 | Shinkawa Ltd. | Electronic component mounting apparatus and the same method thereof |
US20140202636A1 (en) * | 2013-01-21 | 2014-07-24 | Besi Switzerland Ag | Bonding Head With A Heatable And Coolable Suction Member |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06105731B2 (en) * | 1990-03-14 | 1994-12-21 | 新日本製鐵株式▲会▼社 | Bump transfer method and apparatus |
JP3310896B2 (en) * | 1997-02-06 | 2002-08-05 | 株式会社ピーエフユー | Flip chip mounting apparatus and bare chip mounting method |
US5975409A (en) * | 1997-08-12 | 1999-11-02 | International Business Machines Corporation | Ceramic ball grid array using in-situ solder stretch |
JP3809125B2 (en) * | 2002-04-11 | 2006-08-16 | 新光電気工業株式会社 | Semiconductor chip bonding head and semiconductor chip bonding method |
DE102004034421A1 (en) * | 2004-07-15 | 2006-02-09 | Pac Tech - Packaging Technologies Gmbh | Method and device for mutual contacting of two wafers |
US7364943B2 (en) * | 2005-05-18 | 2008-04-29 | Intel Corporation | Method of bonding a microelectronic die to a substrate and arrangement to carry out method |
JP4941305B2 (en) * | 2005-10-12 | 2012-05-30 | 株式会社村田製作所 | Joining device |
JP2007134489A (en) * | 2005-11-10 | 2007-05-31 | Toshiba Corp | Semiconductor device and method for manufacturing same |
JP4825029B2 (en) * | 2006-03-17 | 2011-11-30 | 富士通セミコンダクター株式会社 | Bonding apparatus and bonding method |
JP5039918B2 (en) * | 2007-09-19 | 2012-10-03 | 芝浦メカトロニクス株式会社 | Electronic component mounting apparatus and mounting method |
US8381965B2 (en) * | 2010-07-22 | 2013-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
US8870051B2 (en) * | 2012-05-03 | 2014-10-28 | International Business Machines Corporation | Flip chip assembly apparatus employing a warpage-suppressor assembly |
US9281290B2 (en) * | 2012-07-30 | 2016-03-08 | Asm Technology Singapore Pte Ltd | Bond head for thermal compression die bonding |
KR102231293B1 (en) * | 2014-02-10 | 2021-03-23 | 삼성전자주식회사 | Die bonding apparatus |
US10615063B2 (en) * | 2017-11-08 | 2020-04-07 | Facebook Technologies, Llc | Vacuum pick-up head for semiconductor chips |
-
2017
- 2017-12-04 US US15/830,648 patent/US10312126B1/en active Active
-
2018
- 2018-11-15 CN CN201811360350.3A patent/CN109872958A/en active Pending
-
2019
- 2019-04-15 US US16/383,979 patent/US10937682B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100059904A1 (en) * | 2008-09-11 | 2010-03-11 | Canon Kabushiki Kaisha | Imprint apparatus |
US20130181037A1 (en) * | 2010-06-30 | 2013-07-18 | Shinkawa Ltd. | Electronic component mounting apparatus and the same method thereof |
US20120088362A1 (en) * | 2010-10-08 | 2012-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal Compressive Bond Head |
US20140202636A1 (en) * | 2013-01-21 | 2014-07-24 | Besi Switzerland Ag | Bonding Head With A Heatable And Coolable Suction Member |
Also Published As
Publication number | Publication date |
---|---|
US20190244852A1 (en) | 2019-08-08 |
CN109872958A (en) | 2019-06-11 |
US10937682B2 (en) | 2021-03-02 |
US20190172744A1 (en) | 2019-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7592697B2 (en) | Microelectronic package and method of cooling same | |
EP2543067B1 (en) | Method of forming dummy tsv to improve process uniformity and heat dissipation | |
US9337120B2 (en) | Multi-chip module with multiple interposers | |
US11462512B2 (en) | Three-dimensional microelectronic package with embedded cooling channels | |
US10770398B2 (en) | Graphics processing unit and high bandwidth memory integration using integrated interface and silicon interposer | |
US11390000B2 (en) | Wafer level transfer molding and apparatus for performing the same | |
US8557631B2 (en) | Interposer wafer bonding method and apparatus | |
US9847275B2 (en) | Distribution and stabilization of fluid flow for interlayer chip cooling | |
US20170133249A1 (en) | Apparatus for laminating a tape film on a substrate and a system of fabricating a semiconductor device using the same | |
WO2018126258A1 (en) | Electronic package assembly with compact die placement | |
US11908828B2 (en) | Contaminant control in thermocompression bonding of semiconductors and associated systems and methods | |
US20200373252A1 (en) | Die Features for Self-Alignment During Die Bonding | |
US10312126B1 (en) | TCB bond tip design to mitigate top die warpage and solder stretching issue | |
JP5299837B2 (en) | SUPPORT DEVICE, HEAT / PRESSURE DEVICE, AND HEAT / PRESSURE METHOD | |
US10700038B2 (en) | Methods and systems for inhibiting bonding materials from contaminating a semiconductor processing tool | |
US20220375917A1 (en) | Graphics Processing Unit and High Bandwidth Memory Integration Using Integrated Interface and Silicon Interposer | |
US9478482B2 (en) | Offset integrated circuit packaging interconnects | |
US9589913B1 (en) | Flip chip stacking utilizing interposer | |
US20170025378A1 (en) | Method of bonding a bump of a semiconductor package and apparatus for performing the same | |
KR20120040368A (en) | Heater block for wire bonding apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:045267/0833 Effective date: 20180123 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:045267/0833 Effective date: 20180123 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050716/0678 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |