UA41383C2 - Device for bit synchronization - Google Patents
Device for bit synchronizationInfo
- Publication number
- UA41383C2 UA41383C2 UA96062514A UA96062514A UA41383C2 UA 41383 C2 UA41383 C2 UA 41383C2 UA 96062514 A UA96062514 A UA 96062514A UA 96062514 A UA96062514 A UA 96062514A UA 41383 C2 UA41383 C2 UA 41383C2
- Authority
- UA
- Ukraine
- Prior art keywords
- input
- output
- trigger
- forth
- triggers
- Prior art date
Links
Landscapes
- Arrangements For Transmission Of Measured Signals (AREA)
Abstract
The invention relates to the telemechanics. A device for bit synchronization containing a pulse counter connected to the device first output ("bits"), inverter, AND element, first, second, third and forth triggers, the device second output is connected to the output of first trigger which D-input is connected to the device first input ("data"), and C-input is connected to the second trigger D-input and input of the inverter which outputs connected to the third trigger D-input. In the device the fifth trigger is connected which D-input is connected to D-input of the first trigger, and distributor which R-input is connected to the device third input ("bits"), C-input - to the device forth input ("strobe pulses"), CE-input - to the fifth output, the first output - to the C-input of the fifth trigger, the second output - to the 6-input of the second trigger, the third output - to the first input of the AND element, the forth output - to the R-inputs of the forth and third triggers, which C-input is connected to the fifth trigger output and C-inputs of the second and forth triggers, which D-input is connected to the second device input ("control"), and the output - to the R-input of the counter connected by C-input to the second trigger output, by CE-input to the output of the AND element connected by the second input to the third trigger output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
UA96062514A UA41383C2 (en) | 1996-06-25 | 1996-06-25 | Device for bit synchronization |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
UA96062514A UA41383C2 (en) | 1996-06-25 | 1996-06-25 | Device for bit synchronization |
Publications (1)
Publication Number | Publication Date |
---|---|
UA41383C2 true UA41383C2 (en) | 2001-09-17 |
Family
ID=74219128
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
UA96062514A UA41383C2 (en) | 1996-06-25 | 1996-06-25 | Device for bit synchronization |
Country Status (1)
Country | Link |
---|---|
UA (1) | UA41383C2 (en) |
-
1996
- 1996-06-25 UA UA96062514A patent/UA41383C2/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2245760A1 (en) | Integrated high-speed serial interfaces | |
IL154562A0 (en) | Clock generator, particularly for usb devices | |
TW364076B (en) | Apparatus and method for generating a phase-controlled clock signal | |
TW353176B (en) | A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor | |
HK1034613A1 (en) | Multi-divide frequency division | |
TW328124B (en) | Serial data transmission device | |
AU540136B2 (en) | Synchrononus clock pulse generator | |
KR900013715A (en) | Clock signal conversion circuit | |
UA41383C2 (en) | Device for bit synchronization | |
TW251397B (en) | Phase comparator | |
TW371344B (en) | Circuit for generating internal column address suitable for burst mode | |
SU595888A1 (en) | Majority device | |
KR970007619A (en) | Multiple output timer | |
JPS5742249A (en) | Digital transmission system | |
JPS5792484A (en) | Timing pulse generating circuit | |
EP0351959A3 (en) | Multi-channel controller | |
TW287254B (en) | Memory look-up method and device | |
JPS5732161A (en) | Modulation system for digital signal | |
UA7624A1 (en) | Transmitter and signal remote control receiver | |
KR940027299A (en) | Modular Clock Signal Generation Circuit | |
KR970007675A (en) | Programmable Data Match Detection Circuit | |
KR870005392A (en) | Master latch circuit | |
KR970007587A (en) | Keyboard holding device in computer system | |
KR960025080A (en) | Serial interface I / O device with first in, first out | |
KR890012467A (en) | Bit Synchronization Generation Circuit for Serial Transmission of Data between Systems |