UA36719A - Dynamically configurable processor - Google Patents

Dynamically configurable processor

Info

Publication number
UA36719A
UA36719A UA2000020539A UA200020539A UA36719A UA 36719 A UA36719 A UA 36719A UA 2000020539 A UA2000020539 A UA 2000020539A UA 200020539 A UA200020539 A UA 200020539A UA 36719 A UA36719 A UA 36719A
Authority
UA
Ukraine
Prior art keywords
configurable
dynamically configurable
hardware resources
configurable processor
computer
Prior art date
Application number
UA2000020539A
Other languages
Russian (ru)
Ukrainian (uk)
Inventor
Дмитро Олександрович Сенякін
Дмитрий Александрович Сенякин
Original Assignee
Дмитро Олександрович Сенякін
Дмитрий Александрович Сенякин
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Дмитро Олександрович Сенякін, Дмитрий Александрович Сенякин filed Critical Дмитро Олександрович Сенякін
Priority to UA2000020539A priority Critical patent/UA36719A/en
Publication of UA36719A publication Critical patent/UA36719A/en

Links

Landscapes

  • Advance Control (AREA)

Abstract

The invention relates to high-performance devices of computer engineering where to increase data processing rate a configurable hardware resources and configurable computer instruction set is used optimized for each specific algorithm. The purpose of the invention is speeding a multitasking computer system having a memory protection by means of dynamic reconfiguration of instruction control unit and usage in a configurable hardware resources processor using for organization of hardware data-processing units, individual for each task.
UA2000020539A 2000-02-01 2000-02-01 Dynamically configurable processor UA36719A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
UA2000020539A UA36719A (en) 2000-02-01 2000-02-01 Dynamically configurable processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
UA2000020539A UA36719A (en) 2000-02-01 2000-02-01 Dynamically configurable processor

Publications (1)

Publication Number Publication Date
UA36719A true UA36719A (en) 2001-04-16

Family

ID=74182689

Family Applications (1)

Application Number Title Priority Date Filing Date
UA2000020539A UA36719A (en) 2000-02-01 2000-02-01 Dynamically configurable processor

Country Status (1)

Country Link
UA (1) UA36719A (en)

Similar Documents

Publication Publication Date Title
HK1046050A1 (en) Allocation of data to threads in multi-threaded network processor
SG155038A1 (en) A multi-threaded packet processing engine for stateful packet processing
AU7061600A (en) Execution of multiple threads in a parallel processor
US6275891B1 (en) Modular and scalable system for signal and multimedia processing
HK1049899A1 (en) Sdram controller for parallel processor architecture
TW200707331A (en) Multi-execution resource graphics processor
HK1049716B (en) Parallel processor architecture
UA66929C2 (en) Method for accessing memory and the memory for the realization of the method
TW200723111A (en) An apparatus and method for heterogeneous chip multiprocessors via resource allocation and restriction
DE69628493D1 (en) Cache-coherent computer system that minimizes devaluation and writeback operations
WO2005073866A3 (en) Systems and methods for reconfigurable computing
NO20022904D0 (en) System, device and computer program for allocating resources to users
WO2004114088A3 (en) System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
ATE384992T1 (en) DIGITAL SIGNAL PROCESSOR DEVICE
WO1998043176A8 (en) Shared reconfigurable memory architectures for digital signal processing
DE69020569T2 (en) MODULAR INPUT / OUTPUT SYSTEM FOR SUPER COMPUTERS.
IL153888A0 (en) System and method for establishing wireless connection
WO2004074962A3 (en) Allocation of processes to processors in a processor array
TW371732B (en) Computer system, device and operational frequency control method
MY145729A (en) Computing system capable of reducing power consumption by distributing execution of instruction across multiple processors and method therefore
TW200511035A (en) Multi-core multi-thread processor crossbar architecture
DE69113639D1 (en) REAL-TIME INPUT / OUTPUT METHOD FOR A VECTOR PROCESSOR SYSTEM.
UA36719A (en) Dynamically configurable processor
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
TW346595B (en) Single-instruction-multiple-data processing with combined scalar/vector operations