TWM662445U - Redriver - Google Patents
Redriver Download PDFInfo
- Publication number
- TWM662445U TWM662445U TW113207922U TW113207922U TWM662445U TW M662445 U TWM662445 U TW M662445U TW 113207922 U TW113207922 U TW 113207922U TW 113207922 U TW113207922 U TW 113207922U TW M662445 U TWM662445 U TW M662445U
- Authority
- TW
- Taiwan
- Prior art keywords
- auxiliary channel
- switching
- stage
- detection result
- frequency switching
- Prior art date
Links
- 238000001514 detection method Methods 0.000 claims abstract description 125
- 230000008054 signal transmission Effects 0.000 claims abstract description 45
- 230000004044 response Effects 0.000 claims description 34
- 230000005540 biological transmission Effects 0.000 claims description 10
- 230000008667 sleep stage Effects 0.000 claims description 10
- APTZNLHMIGJTEW-UHFFFAOYSA-N pyraflufen-ethyl Chemical compound C1=C(Cl)C(OCC(=O)OCC)=CC(C=2C(=C(OC(F)F)N(C)N=2)Cl)=C1F APTZNLHMIGJTEW-UHFFFAOYSA-N 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 12
- 101001121408 Homo sapiens L-amino-acid oxidase Proteins 0.000 description 7
- 102100026388 L-amino-acid oxidase Human genes 0.000 description 7
- 101000827703 Homo sapiens Polyphosphoinositide phosphatase Proteins 0.000 description 5
- 102100023591 Polyphosphoinositide phosphatase Human genes 0.000 description 5
- 101100012902 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FIG2 gene Proteins 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 101100233916 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) KAR5 gene Proteins 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Landscapes
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Transmitters (AREA)
Abstract
Description
本新型創作是有關於一種訊號傳輸系統,且特別是有關於一種轉接驅動器(redriver)。The novel invention relates to a signal transmission system, and in particular to a redriver.
高速訊號在通過電纜或印刷電路板等傳輸路徑時,訊號衰減很嚴重。一般而言,訊號傳輸距離越長,訊號衰減程度越嚴重(亦即訊號品質越差),進而導致在遠處的接收方難以復原經傳輸的訊號。重計時器(retimer)可被使用於傳輸路徑中做為中繼器(repeater)。重計時器能夠將來自訊號源裝置的傳輸訊號進行解碼以獲得經解碼資料,然後將經解碼資料重新編碼而產生訊號品質良好的傳輸訊號給訊號目的裝置。因此,諸多高速訊號訊號傳輸系統規範使用了重計時器,以提升高速訊號傳輸系統的訊號品質。舉例來說,基於通用序列匯流排(Universal Serial Bus,USB)規範,重計時器被使用於USB主機(host)、USB電纜或USB裝置(device)中,以提升RX2通道、TX2通道、TX1通道與RX1通道的訊號品質。然而,如何降低中繼器的成本,是本領域諸多技術議題之一。When high-speed signals pass through transmission paths such as cables or printed circuit boards, the signal attenuation is very serious. Generally speaking, the longer the signal transmission distance, the more serious the signal attenuation (that is, the worse the signal quality), which makes it difficult for the receiver at a distance to restore the transmitted signal. A retimer can be used as a repeater in the transmission path. The retimer can decode the transmission signal from the signal source device to obtain decoded data, and then re-encode the decoded data to generate a transmission signal with good signal quality to the signal destination device. Therefore, many high-speed signal transmission system specifications use retimers to improve the signal quality of high-speed signal transmission systems. For example, based on the Universal Serial Bus (USB) specification, a retimer is used in a USB host, USB cable or USB device to improve the signal quality of the RX2 channel, TX2 channel, TX1 channel and RX1 channel. However, how to reduce the cost of the repeater is one of the many technical issues in this field.
本新型創作提供一種轉接驅動器(redriver),以提升訊號傳輸系統的主通道的訊號品質。The novel invention provides a redriver to improve the signal quality of the main channel of the signal transmission system.
在本新型創作的一實施例中,上述的轉接驅動器包括多個等化器(equalizer)、至少一個輔助通道偵測器及一個控制電路。這些等化器用以各自提升訊號傳輸系統的不同主通道的訊號品質。輔助通道偵測器用以偵測訊號傳輸系統的至少一輔助通道的準位切換。控制電路耦接至輔助通道偵測器以接收輔助通道偵測結果。控制電路還耦接至這些等化器。其中,響應於輔助通道偵測結果表示輔助通道皆處於未連接準位,控制電路控制這些等化器進入斷接階段,其中這些等化器在斷接階段中為關閉(turn off)以節省電力。響應於輔助通道偵測結果表示,輔助通道從未連接準位變為已連接準位且輔助通道發生命令形態切換事件(command form toggling event),控制電路控制這些等化器從斷接階段進入連接階段,其中這些等化器在連接階段被啟用(turn on)。In one embodiment of the present invention, the above-mentioned adapter driver includes a plurality of equalizers, at least one auxiliary channel detector and a control circuit. These equalizers are used to respectively enhance the signal quality of different main channels of the signal transmission system. The auxiliary channel detector is used to detect the level switching of at least one auxiliary channel of the signal transmission system. The control circuit is coupled to the auxiliary channel detector to receive the auxiliary channel detection result. The control circuit is also coupled to these equalizers. In response to the auxiliary channel detection result indicating that the auxiliary channels are all at an unconnected level, the control circuit controls these equalizers to enter a disconnection stage, wherein these equalizers are turned off in the disconnection stage to save power. In response to the auxiliary channel detection result indicating that the auxiliary channel changes from an unconnected level to a connected level and a command form toggling event occurs in the auxiliary channel, the control circuit controls the equalizers to enter a connected stage from a disconnected stage, wherein the equalizers are turned on in the connected stage.
基於上述,本新型創作諸實施例所述輔助通道偵測器偵測訊號傳輸系統的輔助通道的準位切換。當輔助通道從未連接準位變為連接準位(例如從低準位升至高準位)且發生命令形態切換事件(例如發生頻繁的準位切換)時,等化器進入連接階段(被啟用)。被啟用的等化器可以提升訊號傳輸系統的主通道的訊號品質。當輔助通道處於未連接準位且達門檻時長時(例如維持在低準位),等化器進入斷接階段(被關閉)以節省電力。Based on the above, the auxiliary channel detector described in various embodiments of the present invention detects the level switching of the auxiliary channel of the signal transmission system. When the auxiliary channel changes from an unconnected level to a connected level (e.g., from a low level to a high level) and a command-type switching event occurs (e.g., frequent level switching occurs), the equalizer enters the connection stage (is enabled). The enabled equalizer can improve the signal quality of the main channel of the signal transmission system. When the auxiliary channel is at an unconnected level and reaches a threshold time (e.g., remains at a low level), the equalizer enters the disconnection stage (is turned off) to save power.
為讓本新型創作的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above features and advantages of the present invention more clearly understood, an embodiment is given below and described in detail with reference to the accompanying drawings.
在本案說明書全文(包括申請專利範圍)中所使用的「耦接(或連接)」一詞可指任何直接或間接的連接手段。舉例而言,若文中描述第一裝置耦接(或連接)於第二裝置,則應該被解釋成該第一裝置可以直接連接於該第二裝置,或者該第一裝置可以透過其他裝置或某種連接手段而間接地連接至該第二裝置。本案說明書全文(包括申請專利範圍)中提及的「第一」、「第二」等用語是用以命名元件(element)的名稱,或區別不同實施例或範圍,而並非用來限制元件數量的上限或下限,亦非用來限制元件的次序。另外,凡可能之處,在圖式及實施方式中使用相同標號的元件/構件/步驟代表相同或類似部分。不同實施例中使用相同標號或使用相同用語的元件/構件/步驟可以相互參照相關說明。The term "coupled (or connected)" used in the entire specification of this case (including the scope of the patent application) may refer to any direct or indirect means of connection. For example, if the text describes a first device coupled (or connected) to a second device, it should be interpreted that the first device can be directly connected to the second device, or the first device can be indirectly connected to the second device through other devices or some connection means. The terms "first", "second", etc. mentioned in the entire specification of this case (including the scope of the patent application) are used to name the elements or distinguish different embodiments or scopes, and are not used to limit the upper or lower limit of the number of elements, nor to limit the order of elements. In addition, wherever possible, elements/components/steps with the same numbers in the drawings and embodiments represent the same or similar parts. Elements/components/steps using the same reference numerals or the same terms in different embodiments may refer to each other for related descriptions.
圖1是本新型創作的一種訊號傳輸系統電路方塊(circuit block)圖。圖1之訊號傳輸系統100包括主機110、電纜120與裝置130。電纜120連接在主機110與裝置130之間。主機110與裝置130通過電纜120相互通訊。例如,主機110與裝置130通過輔助通道C11相互協商系統配置。然後,主機110與裝置130通過主通道C12相互傳輸資料訊號。主通道C12例如是主傳輸通道。本新型創作之訊號傳輸系統100可以是USB3、USB4、Thunderbolt、DisplayPort、HDMI、PCIe傳輸系統或其他高速訊號傳輸系統。以USB4傳輸系統為例,主機110是USB主機,電纜120是USB纜線,裝置130是USB裝置,輔助通道C11包括符合USB4規範的邊帶通道(sideband channel,例如SBTX與SBRX),而主通道C12包括符合USB4規範的RX2、TX2、TX1與RX1通道。FIG1 is a circuit block diagram of a signal transmission system of the present invention. The
本實施例是將轉接驅動器(redriver)使用於主機110的控制器111與裝置130的控制器131間之傳輸路徑,做為在訊號傳輸系統100中的中繼器(repeater)。不同於重計時器(retimer),轉接驅動器沒有能力去解碼來自控制器111的傳輸訊號,而不知控制器111與控制器131間的操作協商內容。圖1繪示轉接驅動器在訊號傳輸系統100的四個設置位置。其中,轉接驅動器的設置位置與數量可依實際設計決定。轉接驅動器可重新產生訊號以提升訊號傳輸系統100的高速訊號品質。舉例來說,轉接驅動器可被使用於USB主機、USB電纜或USB裝置中,以提升RX2、TX2、TX1與RX1通道的訊號品質。This embodiment uses a redriver in the transmission path between the
圖2是本新型創作一實施例之轉接驅動器的電路方塊圖。圖2所示轉接驅動器200可以做為圖1所示任何一個轉接驅動器的諸多實施範例之一。轉接驅動器200例如是高速訊號轉接驅動器,其包括多個等化器(equalizer)210、至少一個主通道偵測器220、至少一個輔助通道偵測器230及一個控制電路240。依照不同的設計,控制電路240的實現方式可以是硬體(hardware)電路或是硬體、韌體(firmware)、軟體(software,即程式)的組合形式。FIG. 2 is a circuit block diagram of a switching driver of an embodiment of the present invention. The
以硬體形式而言,控制電路240可以實現於積體電路(integrated circuit)上的邏輯電路。舉例來說,控制電路240的相關功能可以被實現於一或多個硬體控制器(hardware controller)、微控制器(Microcontroller)、硬體處理器(hardware processor)、微處理器(Microprocessor)、特殊應用積體電路(Application-specific integrated circuit,ASIC)、數位訊號處理器(digital signal processor,DSP)、場可程式邏輯閘陣列(Field Programmable Gate Array,FPGA)、中央處理器(Central Processing Unit,CPU)及/或其他處理單元中的各種邏輯區塊、模組和電路。控制電路240的相關功能可以利用硬體描述語言(hardware description languages,例如Verilog HDL或VHDL)或其他合適的編程語言來實現為硬體電路,例如積體電路中的各種邏輯區塊、模組和電路。In hardware form, the
以軟體形式及/或韌體形式而言,控制電路240的相關功能可被實現為編程碼(programming codes)。例如,利用一般的編程語言(programming languages,例如C、C++或組合語言)或其他合適的編程語言來實現控制電路240。所述編程碼可被記錄/存放在「非臨時的機器可讀取儲存媒體(non-transitory machine-readable storage medium)」中。在一些實施例中,所述非臨時的機器可讀取儲存媒體例如包括半導體記憶體及(或是)儲存裝置。所述儲存裝置包括硬碟(hard disk drive,HDD)、固態硬碟(Solid-state drive,SSD)或是其他儲存裝置。電子設備(例如CPU、硬體控制器、微控制器、硬體處理器或微處理器)可從所述非臨時的機器可讀取儲存媒體中讀取並執行所述編程碼,從而實現控制電路240的相關功能。In software form and/or firmware form, the relevant functions of the
承上,控制電路240耦接至這些等化器210,這些等化器210用以各自提升訊號傳輸系統100的不同主通道C22(例如圖1所示主通道C12)的訊號品質。主通道偵測器220與輔助通道偵測器230是切換偵測器(toggle detector)。輔助通道偵測器230用以偵測訊號傳輸系統100的輔助通道C21(例如圖1所示輔助通道C11)的準位切換。控制電路240耦接至輔助通道偵測器230以接收輔助通道偵測結果。As mentioned above, the
在此說明轉接驅動器的操作方法。圖3是本新型創作一實施例之轉接驅動器的操作流程圖。首先,請參照圖1、圖2與圖3,轉接驅動器的至少一個輔助通道偵測器偵測訊號傳輸系統的至少一個輔助通道的準位切換。即,如步驟S310,輔助通道偵測器230會偵測訊號傳輸系統100的輔助通道的準位切換。當輔助通道偵測器230的輔助通道偵測結果表示訊號傳輸系統100的輔助通道皆處於未連接準位且例如達門檻時長時(例如維持在低準位),亦即步驟S320的判斷結果為「輔助通道處於未連接準位」,控制電路240進行步驟S330以控制等化器210進入斷接階段(disconnection phase)。等化器210在斷接階段中為關閉(turn off)以節省電力(步驟S340)。詳細地說,在本新型創作中,響應於所述至少一個輔助通道偵測器的輔助通道偵測結果表示:所述至少一個輔助通道皆處於未連接準位,則轉接驅動器之等化器可被控制進入斷接階段來關閉,進而讓轉接驅動器被進入省電模式。Here, the operation method of the adapter driver is described. FIG3 is an operation flow chart of the adapter driver of an embodiment of the present invention. First, please refer to FIG1, FIG2 and FIG3, at least one auxiliary channel detector of the adapter driver detects the level switching of at least one auxiliary channel of the signal transmission system. That is, as shown in step S310, the
當輔助通道偵測結果表示,訊號傳輸系統100的所述至少一個輔助通道從未連接準位變為已連接準位(例如從低準位升至高準位),且所述至少一個輔助通道發生命令形態切換事件(command form toggling event)時(例如輔助通道發生頻繁的準位切換),亦即步驟S320的判斷結果為「輔助通道變為已連接準位且發生命令形態切換事件」,則轉接驅動器被控制進入運作模式。控制電路240進行步驟S350以控制等化器210從斷接階段進入連接階段(connected phase)。等化器210在連接階段被啟用(turn on),以進入運作模式。因此,這些等化器210可各自提升訊號傳輸系統100的不同主通道的訊號品質(步驟S360)。When the auxiliary channel detection result indicates that the at least one auxiliary channel of the
綜上所述,輔助通道偵測器230偵測訊號傳輸系統100的輔助通道的準位切換。當輔助通道從未連接準位變為連接準位(例如從低準位升至高準位)且發生命令形態切換事件(例如發生頻繁的準位切換)時,等化器210進入連接階段(被啟用)。被啟用的等化器210可以提升訊號傳輸系統100的主通道的訊號品質。當輔助通道處於未連接準位且達門檻時長時(例如維持在低準位),等化器210進入斷接階段(被關閉)以節省電力。In summary, the
圖4是本新型創作一實施例之轉接驅動器的操作階段示意圖。請參照圖2與圖4,當輔助通道偵測結果表示輔助通道皆處於未連接準位時,等化器210處於斷接階段P410(等化器210為關閉)。當連接事件(Connect_event)發生時,等化器210從斷接階段P410進入連接階段P420(等化器210被啟用)。連接事件的成立條件例如包括:輔助通道從未連接準位變為連接準位(例如從低準位升至高準位),且輔助通道發生命令形態切換事件(例如發生頻繁的準位切換)。連接階段P420包括活動階段(active phase)P421與睡眠階段(sleep phase)P422。響應於連接事件的成立,控制電路240控制等化器210從斷接階段P410進入活動階段P421。在活動階段P421,等化器210被全開啟以提升不同主通道的訊號品質。FIG4 is a schematic diagram of the operation phase of the adapter driver of an embodiment of the present invention. Referring to FIG2 and FIG4, when the auxiliary channel detection result indicates that the auxiliary channels are all at the unconnected level, the
請參考圖1、圖2與圖4,每一主通道偵測器220各自偵測訊號傳輸系統100的不同主通道的準位切換。控制電路240耦接至主通道偵測器220以接收每一主通道偵測結果。響應於輔助通道偵測結果及主通道偵測結果表示主通道中的某一個目標通道組(target lane)發生閒置事件(Idle_event),控制電路240控制這些等化器210中所述目標通道組所對應的至少一個對應等化器從活動階段P421進入睡眠階段P422。在睡眠階段P422中,所述至少一個對應等化器被全關閉以節省電力。閒置事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態,及主通道偵測結果表示所述目標通道組已無準位切換。Referring to FIG. 1 , FIG. 2 and FIG. 4 , each
響應於輔助通道偵測結果及主通道偵測結果表示發生喚醒事件(Wake_event),控制電路240控制這些等化器210全部從睡眠階段P422返回活動階段P421。喚醒事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態,及輔助通道發生命令形態切換事件,或主通道偵測結果表示目標通道組出現準位切換。In response to the auxiliary channel detection result and the main channel detection result indicating the occurrence of a wake-up event (Wake_event), the
響應於輔助通道偵測結果表示發生斷接事件(Disconnect_event),控制電路240控制這些等化器210全部從連接階段P420返回斷接階段P410。斷接事件的成立條件例如包括:輔助通道從已連接準位變為未連接準位且達某一門檻時長。所述門檻時長可以依照實際設計來決定。In response to the auxiliary channel detection result indicating the occurrence of a disconnect event (Disconnect_event), the
圖5是本新型創作的一實施例所繪示,在USB4應用情境中,等化器、主通道偵測器與輔助通道偵測器的電路方塊示意圖。圖5所示等化器210、主通道偵測器220與輔助通道偵測器230可以做為圖2所示等化器210、主通道偵測器220與輔助通道偵測器230的諸多實施範例之一。在圖5之實施例中,訊號傳輸系統的主通道C52(例如圖1所示主通道C12)包括符合USB4規範的通道RX2、TX2、TX1與RX1,而訊號傳輸系統的輔助通道C51(例如圖1所示輔助通道C11)包括符合USB4規範的邊帶通道SBTX與SBRX。其中,通道TX1與RX1組成通道組(lane)LANE0,而通道RX2與TX2組成通道組LANE1。其中,等化器210包括等化器EQ51、EQ52、EQ53與EQ54,用以分別提升通道RX2、TX2、TX1與RX1的訊號品質。主通道偵測器220則包括切換偵測器(toggle detector)221、222、223與224,用以分別偵測通道RX2、TX2、TX1與RX1的準位切換,然後將主通道偵測結果提供給控制電路240。輔助通道偵測器230則包括切換偵測器231與232,用以分別偵測邊帶通道SBTX與SBRX的準位切換,然後將輔助通道偵測結果提供給控制電路240。FIG5 is a schematic diagram of a circuit block of an equalizer, a main channel detector, and an auxiliary channel detector in a USB4 application scenario, as shown in an embodiment of the present invention. The
當切換偵測器231~232的輔助通道偵測結果表示邊帶通道SBTX與SBRX皆維持於低準位時,控制電路240關閉等化器EQ51、EQ52、EQ53與EQ54(斷接階段P410)。當連接事件發生時,控制電路240啟用等化器EQ51~EQ54(從斷接階段P410進入活動階段P421)。當切換偵測器231~232的輔助通道偵測結果及切換偵測器221~224的主通道偵測結果表示某一個目標通道組(例如通道組LANE1)發生閒置事件時,控制電路240控制通道組LANE1所對應的等化器EQ51~EQ52從活動階段P421進入睡眠階段P422。此時,假設通道組LANE0未發生閒置事件,則通道組LANE0所對應的等化器EQ53~EQ54可以維持於活動階段P421。在睡眠階段P422中,對應等化器EQ51~EQ52被全關閉以節省電力。當切換偵測器231~232的輔助通道偵測結果及切換偵測器221~224的主通道偵測結果表示任何一個通道發生喚醒事件時,控制電路240控制等化器EQ51~EQ54全部從睡眠階段P422返回活動階段P421。When the auxiliary channel detection results of the switching detectors 231-232 indicate that the sideband channels SBTX and SBRX are both maintained at a low level, the
圖6是本新型創作另一實施例之轉接驅動器的操作階段示意圖。圖6所示斷接階段P410、連接事件、連接階段P420與斷接事件可對應參照圖4的相關說明,不再贅述。在圖6之實施例中,連接階段P420包括活動階段P421、待機階段(standby phase)P423與睡眠階段P422。圖6所示之活動階段P421、閒置事件、睡眠階段P422與喚醒事件可對應參照圖4的相關說明,不再贅述。FIG6 is a schematic diagram of the operation phase of the adapter driver of another embodiment of the present invention. The disconnection phase P410, connection event, connection phase P420 and disconnection event shown in FIG6 can correspond to the relevant description of FIG4, and no further description is given. In the embodiment of FIG6, the connection phase P420 includes an active phase P421, a standby phase (standby phase) P423 and a sleep phase P422. The active phase P421, idle event, sleep phase P422 and wake-up event shown in FIG6 can correspond to the relevant description of FIG4, and no further description is given.
請參照圖2與圖6,響應於輔助通道偵測結果及主通道偵測結果表示主通道中的某一個目標通道組(target lane)發生閒置事件,控制電路240控制這些等化器210中所述目標通道組所對應的至少一個對應等化器從活動階段P421進入待機階段P423。在待機階段P423中,所述至少一個對應等化器為半關閉以節省電力。響應於輔助通道偵測結果及主通道偵測結果表示主通道中的所述目標通道組發生睡眠事件(Sleep_event),控制電路240控制這些等化器210中所述目標通道組所對應的所述至少一個對應等化器從待機階段P423進入睡眠階段P422。在睡眠階段P422中,所述至少一個對應等化器為全關閉以進一步節省電力。睡眠事件的成立條件例如包括:輔助通道偵測結果表示所述至少一個輔助通道為已連接狀態,及主通道偵測結果表示所述目標通道組已無準位切換且達某一個門檻時長。所述門檻時長可依實際設計來決定。響應於輔助通道偵測結果及主通道偵測結果表示發生喚醒事件,控制電路240控制這些等化器210全部從睡眠階段P422返回活動階段P421。2 and 6 , in response to the auxiliary channel detection result and the main channel detection result indicating that an idle event occurs in a target lane in the main channel, the
圖7是本新型創作的另一實施例的轉接驅動器的電路方塊圖。圖7之轉接驅動器700可做為圖1所示任一轉接驅動器的實施例之一,其包括多個等化器710、多個各自偵測訊號傳輸系統100的不同主通道的高頻切換(偵測通道的高頻成分)的高速切換偵測器720、多個各自偵測訊號傳輸系統100的所述不同主通道的低頻切換(偵測通道的低頻成分)的低速切換偵測器730、至少一個輔助通道偵測器740及一耦接至這些等化器710之控制電路750。控制電路750耦接至高速切換偵測器720與低速切換偵測器730,並接收不同主通道的多個高頻與低頻切換偵測結果。轉接驅動器700亦可以執行圖3所示操作方法。等化器710、輔助通道偵測器740及控制電路750可參照圖2所示對應構件之相關說明並且加以類推,不再贅述。圖7所示之等化器710與輔助通道偵測器740亦可參照圖5所示對應構件的相關說明,而高/低速切換偵測器720/730可參照圖5之主通道偵測器220的相關說明,不再贅述。FIG7 is a circuit block diagram of a switching driver of another embodiment of the present invention. The switching
綜上所述,輔助通道偵測器740偵測訊號傳輸系統100的輔助通道的準位切換。當輔助通道從未連接準位變為連接準位(例如從低準位升至高準位)且發生命令形態切換事件(例如發生頻繁的準位切換)時,等化器710進入連接階段(被啟用)。被啟用的等化器710可以提升訊號傳輸系統100的主通道的訊號品質。當輔助通道處於未連接準位且達門檻時長時(例如維持在低準位),等化器710進入斷接階段(被關閉)以節省電力。In summary, the
請參照圖4與圖7,當輔助通道偵測器740的輔助通道偵測結果表示連接事件發生時,亦即響應於輔助通道從未連接準位變為已連接準位且輔助通道發生命令形態切換事件,控制電路750控制等化器710從斷接階段P410進入活動階段P421。在活動階段P421,等化器710被全開啟以提升不同主通道的訊號品質。響應於前述之輔助通道偵測結果及高/低頻切換偵測結果表示所述不同主通道中的某一個目標通道組(target lane)發生閒置事件,控制電路750控制這些等化器710中所述目標通道組所對應的至少一個對應等化器從活動階段P421進入睡眠階段P422,進而使所述至少一對應等化器全關閉以節省電力。閒置事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態,及高/低頻切換偵測結果表示目標通道組已無高/低頻切換。4 and 7, when the auxiliary channel detection result of the
響應於前述之輔助通道偵測結果及高/低頻切換偵測結果表示發生喚醒事件,控制電路750控制這些等化器710全部從睡眠階段P422返回活動階段P421。喚醒事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態及發生命令形態切換事件,或高頻切換偵測結果表示目標通道組出現高頻切換,或低頻切換偵測結果表示目標通道組出現低頻切換。In response to the auxiliary channel detection result and the high/low frequency switching detection result indicating the occurrence of a wake-up event, the
請參照圖6與圖7,當輔助通道偵測器740的輔助通道偵測結果表示連接事件發生時,亦即響應於輔助通道從未連接準位變為已連接準位且輔助通道發生命令形態切換事件,控制電路750控制等化器710從斷接階段P410進入活動階段P421。響應於前述之輔助通道偵測器740的輔助通道偵測結果與高/低頻切換偵測結果表示所述不同主通道中的某一個目標通道組(target lane)發生閒置事件,控制電路750控制這些等化器710中所述目標通道組所對應的至少一個對應等化器從活動階段P421進入待機階段P423,讓對應等化器為半關閉以節省電力。閒置事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態,及高/低頻切換偵測結果表示目標通道組已無高/低頻切換。6 and 7 , when the auxiliary channel detection result of the
響應於該輔助通道偵測結果及高/低頻切換偵測結果表示所述目標通道組發生睡眠事件,控制電路750控制所述目標通道組所對應的所述至少一對應等化器從待機階段P423進入睡眠階段P422,讓所述至少一個對應等化器為全關閉以進一步節省電力。睡眠事件的成立條件例如包括:輔助通道偵測結果表示所述至少一個輔助通道為已連接狀態,高頻切換偵測結果表示目標通道組已無高頻切換且達第一門檻時長,及低頻切換偵測結果表示目標通道組已無低頻切換且達第二門檻時長。所述第一/第二門檻時長可以依照實際設計來決定。In response to the auxiliary channel detection result and the high/low frequency switching detection result indicating that the target channel group has a sleep event, the
響應於該輔助通道偵測結果及高/低頻切換偵測結果表示發生喚醒事件,控制電路750控制等化器710全部返回活動階段P421。喚醒事件的成立條件例如包括:輔助通道偵測結果表示輔助通道為已連接狀態及發生該命令形態切換事件,或高頻切換偵測結果表示目標通道組出現高頻切換,或低頻切換偵測結果表示目標通道組出現低頻切換。In response to the auxiliary channel detection result and the high/low frequency switching detection result indicating the occurrence of a wake-up event, the
雖然本新型創作已以實施例揭露如上,然其並非用以限定本新型創作,任何所屬技術領域中具有通常知識者,在不脫離本新型創作的精神和範圍內,當可作些許的更動與潤飾,故本新型創作的保護範圍當視後附的申請專利範圍所界定者為準。Although the novel creation has been disclosed as above by way of embodiments, they are not intended to limit the novel creation. Any person with ordinary knowledge in the relevant technical field may make slight changes and modifications without departing from the spirit and scope of the novel creation. Therefore, the protection scope of the novel creation shall be subject to the scope defined in the attached patent application.
100:訊號傳輸系統
110:主機
111、131:控制器
120:電纜
130:裝置
200、700:轉接驅動器
210、710、EQ51、EQ52、EQ53、EQ54:等化器
220:主通道偵測器
221、222、223、224、231、232:切換偵測器
230、740:輔助通道偵測器
240、750:控制電路
720:高速切換偵測器
730:低速切換偵測器
C11、C21、C51:輔助通道
C12、C22、C52:主通道
LANE0、LANE1:通道組
P410:斷接階段
P420:連接階段
P421:活動階段
P422:睡眠階段
P423:待機階段
RX1、RX2、TX1、TX2:通道
S310~S360:步驟
SBTX與SBRX:邊帶通道
100: Signal transmission system
110:
圖1是本新型創作的一種訊號傳輸系統的電路方塊圖。 圖2是本新型創作一實施例之轉接驅動器的電路方塊圖。 圖3是本新型創作一實施例之轉接驅動器的操作流程圖。 圖4是本新型創作一實施例之轉接驅動器的操作階段示意圖。 圖5是本新型創作的一實施例所繪示,在USB4應用情境中,等化器、主通道偵測器與輔助通道偵測器的電路方塊示意圖。 圖6是本新型創作另一實施例之轉接驅動器的操作階段示意圖。 圖7是本新型創作的另一實施例的轉接驅動器的電路方塊圖。 FIG1 is a circuit block diagram of a signal transmission system of the present invention. FIG2 is a circuit block diagram of an adapter driver of an embodiment of the present invention. FIG3 is an operation flow chart of an adapter driver of an embodiment of the present invention. FIG4 is a schematic diagram of the operation phase of an adapter driver of an embodiment of the present invention. FIG5 is a circuit block diagram of an equalizer, a main channel detector, and an auxiliary channel detector in a USB4 application scenario, as shown in an embodiment of the present invention. FIG6 is a schematic diagram of the operation phase of an adapter driver of another embodiment of the present invention. FIG7 is a circuit block diagram of an adapter driver of another embodiment of the present invention.
700:轉接驅動器 700: Adapter drive
710:等化器 710:Equalizer
720:高速切換偵測器 720: High-speed switching detector
730:低速切換偵測器 730: Low-speed switching detector
740:輔助通道偵測器 740: Auxiliary channel detector
750:控制電路 750: Control circuit
Claims (12)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202363612302P | 2023-12-19 | 2023-12-19 | |
| US63/612,302 | 2023-12-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWM662445U true TWM662445U (en) | 2024-11-01 |
Family
ID=94379462
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW113207922U TWM662445U (en) | 2023-12-19 | 2024-07-23 | Redriver |
| TW113127501A TWI901281B (en) | 2023-12-19 | 2024-07-23 | Redriver and operation method thereof |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW113127501A TWI901281B (en) | 2023-12-19 | 2024-07-23 | Redriver and operation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| TW (2) | TWM662445U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI901281B (en) * | 2023-12-19 | 2025-10-11 | 博惟科技股份有限公司 | Redriver and operation method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8699555B2 (en) * | 2011-12-02 | 2014-04-15 | Maxim Integrated Products, Inc. | Adaptive equalizer |
| US11688981B2 (en) * | 2019-03-06 | 2023-06-27 | Nxp B.V. | Redriver to autonomously detect cable orientation |
| TWM662445U (en) * | 2023-12-19 | 2024-11-01 | 博惟科技股份有限公司 | Redriver |
-
2024
- 2024-07-23 TW TW113207922U patent/TWM662445U/en unknown
- 2024-07-23 TW TW113127501A patent/TWI901281B/en active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI901281B (en) * | 2023-12-19 | 2025-10-11 | 博惟科技股份有限公司 | Redriver and operation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202527503A (en) | 2025-07-01 |
| TWI901281B (en) | 2025-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7536584B2 (en) | Fault-isolating SAS expander | |
| US7934045B2 (en) | Redundant and fault tolerant control of an I/O enclosure by multiple hosts | |
| US20140325097A1 (en) | Usb 3.0 device and control method thereof | |
| EP3534237B1 (en) | Systems and methods for implementing reduced power states | |
| JP5346978B2 (en) | Interface device, wiring board, and information processing device | |
| JP2009540436A (en) | SAS expander to isolate obstacles | |
| US10181975B2 (en) | Override subsystems for rapid recovery from serial-link errors | |
| US20110113178A1 (en) | Computer device and control method for the same | |
| TWM662445U (en) | Redriver | |
| WO2013025221A1 (en) | Connecting expansion slots | |
| US20060095630A1 (en) | Serial attached small computer system interface (SAS) connection emulation for direct attached serial advanced technology attachemnt (SATA) | |
| US7975158B2 (en) | Noise reduction method by implementing certain port-to-port delay | |
| CN108933687B (en) | Method and device for controlling power consumption | |
| TWI768992B (en) | High-speed transimission system, signal redriver and control method of signal redriver | |
| TWI817373B (en) | Motherboard | |
| TWM620009U (en) | High-speed transimission system and signal redriver | |
| US20250202741A1 (en) | Redriver and operation method thereof | |
| US11714771B2 (en) | USB signal transmission device, operation method thereof, and USB cable | |
| TWI703432B (en) | Component power mode switch circuit and motherboard having the same | |
| CN218352160U (en) | Temperature protection circuit and data processing equipment | |
| TWM671029U (en) | Usb repeater device | |
| US20260023707A1 (en) | Usb repeater device and operation method thereof | |
| TW202605613A (en) | Usb repeater device and operation method thereof | |
| TWI601014B (en) | Computer system capable of controlling conflict during accessing memory | |
| CN111752876A (en) | System for interface priority arbitration |