TWM586454U - High heat dissipation performance circuit board for semiconductor module - Google Patents

High heat dissipation performance circuit board for semiconductor module Download PDF

Info

Publication number
TWM586454U
TWM586454U TW108204698U TW108204698U TWM586454U TW M586454 U TWM586454 U TW M586454U TW 108204698 U TW108204698 U TW 108204698U TW 108204698 U TW108204698 U TW 108204698U TW M586454 U TWM586454 U TW M586454U
Authority
TW
Taiwan
Prior art keywords
ceramic substrate
semiconductor module
item
request
circuit board
Prior art date
Application number
TW108204698U
Other languages
Chinese (zh)
Inventor
張孟智
蔡孟哲
Original Assignee
綠達光電股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 綠達光電股份有限公司 filed Critical 綠達光電股份有限公司
Priority to TW108204698U priority Critical patent/TWM586454U/en
Publication of TWM586454U publication Critical patent/TWM586454U/en

Links

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A high heat dissipation performance circuit board for semiconductor module includes a ceramic substrate with top and bottom surfaces, at least on through hole formed on the ceramic substrate, a plurality of circuit patterns formed on the top and bottom surfaces of the ceramic substrate and electrically connected via the through hole, at least one semiconductor device set on the ceramic substrate and electrically connected to the plurality of circuit patterns, and a metal heat sink jointed with ceramic substrate on the bottom surface.

Description

一種具有高散熱效能配線基板封裝之半導體模組 Semiconductor module with high heat dissipation efficiency wiring substrate package

本創作有關於一種半導體封裝,更詳而言之,其為一種具有高散熱效能配線基板封裝之半導體模組。 This creation is about a semiconductor package, and more specifically, it is a semiconductor module with high heat dissipation efficiency wiring substrate package.

半導體裝置進行了廣泛的功能,諸如信號處理、高速運算、發射和接收電磁信號、控制電子裝置、太陽光轉化為電能以及創造用於電視顯示器的視覺投影。半導體裝置被發現在娛樂、通訊、電源轉換、網路、計算機和消費電子產品等領域中。半導體裝置也存在於軍事運用、航空、汽車、工業控制器和辦公設備中。 Semiconductor devices perform a wide range of functions, such as signal processing, high-speed computing, transmitting and receiving electromagnetic signals, controlling electronic devices, converting sunlight into electrical energy, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power conversion, networking, computers, and consumer electronics. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.

現今的生活,電子產品已經無所不在。半導體裝置常見於現代電子產品中。半導體裝置在電氣構件的數量和密度上變化。離散半導體裝置一般含有一種以上類型的電氣構件,例如,發光二極體(LED)、小信號電晶體、電阻器、電容器、電感器以及功率金屬氧化物半導體場效應電晶體(MOSFET)。積體半導體裝置通常包含數百至數百萬個電氣構件。積體半導體裝置的例子包括微控制器、微處理器、電荷耦合裝置(CCD)、太陽能電池和數位微鏡裝置(DMD)。許多電子產品的變革,都是朝向輕薄微小化與多功能性這個趨勢。而實現此發展的一個推手,便是電子封裝技術。隨著電子晶片微小化以及多功能性的要求,晶片的整合變得相當複雜,封裝技術也因此跟著其產品的需求有所改變。從傳統無線產品所使用的塑膠平面晶粒乘載封裝,演變成中央處理器使用的球狀閘型排列封裝,到目前高階產品常見的覆晶封裝,顯示著封裝產業的變革。 In today's life, electronics are everywhere. Semiconductor devices are common in modern electronics. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices typically contain more than one type of electrical component, such as light emitting diodes (LEDs), small signal transistors, resistors, capacitors, inductors, and power metal oxide semiconductor field effect transistors (MOSFETs). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charge-coupled devices (CCD), solar cells, and digital micromirror devices (DMD). The transformation of many electronic products is toward the trend of thinness, miniaturization and versatility. One of the driving forces for this development is electronic packaging technology. With the miniaturization of electronic chips and the requirements of multifunctionality, the integration of chips has become quite complicated, and the packaging technology has accordingly changed with the needs of its products. The evolution from the plastic flat die carrier package used in traditional wireless products to the ball-gate array package used by the central processing unit to the flip-chip package commonly used in current high-end products shows the reform of the packaging industry.

隨著科技的日新月異之發展,未來電子產業趨勢均朝輕薄段小、高速化與多功能化發展,例如通訊相機結合、網際網路和太空科技等,為了這些目標,更新穎的製程技術與新材料不斷的被開發出來,電子封裝技術也呈現多樣的變化與不斷的創新。電子封裝技術是指將積體電路(IC)元件與其他相關主被動電子元件組裝於一系統中,以發揮此系統的功能;電子封裝的主要目的有:(1)傳遞電能與訊號、(2)提供散熱途徑、(3)乘載與保護。 With the rapid development of science and technology, the future electronics industry trend will be towards thin and light, high-speed and multi-functional development, such as the combination of communication cameras, Internet and space technology, etc. In order to these goals, newer process technology and new technology Materials have been continuously developed, and electronic packaging technology has also presented various changes and continuous innovation. Electronic packaging technology refers to assembling integrated circuit (IC) components and other related active and passive electronic components in a system to play the function of this system; the main purposes of electronic packaging are: (1) transmitting electrical energy and signals, (2 ) Provide heat dissipation, (3) load and protection.

積體電路(IC)的封裝主要是為了保護晶片,隔絕水氣與灰塵,而封裝後的導線架可以焊接在印刷電路板(PCB)上。封裝外殼所使用的材料,主要是考量成本與散熱性,由於積體電路在工作時會產生大量熱能,特別是構造愈複雜或製程線寬愈小的積體電路(例如:CPU或DSP等處理器),通常積集度愈高,代表互補式金屬氧化物半導體(CMOS)元件愈密集,產生的熱能愈大,需要散熱性更好的材料來包裝才行。 The package of integrated circuit (IC) is mainly to protect the chip and to isolate moisture and dust, and the packaged lead frame can be soldered on the printed circuit board (PCB). The materials used in the packaging shell are mainly for cost and heat dissipation. Because integrated circuits generate a large amount of thermal energy during work, especially integrated circuits with more complex structures or smaller process line widths (such as CPU or DSP processing) Device), usually the higher the degree of accumulation, the more dense the complementary metal-oxide-semiconductor (CMOS) device, the greater the thermal energy generated, and the need for better heat-dissipating materials for packaging.

圖1顯示傳統封裝後之積體電路(IC)元件示意圖,圖1(a)顯示積體電路(IC)元件封裝結構側視圖,其中IC 101黏接至散熱基板103,其四周圍的黏著墊(Bond pad)101a以金線105連接到導線架107,導線架107其實是好幾支金屬接腳,將「集中在一起」的電訊號「分散開來」,然後以環氧樹酯成型模料(molding compound)109將IC 101及金線105包覆以保護IC元件及其連接線路。圖1(c)則顯示IC晶片以環氧樹酯封裝並透過導線架與印刷電路板(printed circuit board;PCB)連接,圖式中顯示出IC晶片於運作時的散熱路徑。 Figure 1 shows a schematic diagram of integrated circuit (IC) components after traditional packaging. Figure 1 (a) shows a side view of the package structure of integrated circuit (IC) components, in which IC 101 is bonded to a heat sink substrate 103, and four surrounding adhesive pads (Bond pad) 101a is connected to the lead frame 107 with gold wire 105. The lead frame 107 is actually several metal pins. The "centralized" electrical signal is "spread out", and then the epoxy resin is used to mold the mold. A molding compound 109 covers the IC 101 and the gold wire 105 to protect the IC element and its connection lines. Figure 1 (c) shows that the IC chip is encapsulated in epoxy resin and connected to a printed circuit board (PCB) through a lead frame. The figure shows the heat dissipation path of the IC chip during operation.

導線架的構造如圖1所示,一端「集中在一起」以金線連接到晶片四周圍的黏著墊(Bond pad)上,而另一端「分散開來」連接到印刷電路板上,積體電路(IC)最後一定要連接到印刷電路板(PCB)上才能與其他積體電路(IC)一起工作。導線架其實是好幾支金屬接腳,將「集中在一起」的電訊號「分散開來」,主要是由於黏著墊(Bond pad)是製作在晶片四周圍,晶片很小所以黏著墊也很小(大約10μm),但是印刷電路板上的線路通常比較粗(大約100μm),因此必須靠導線架將集中在一起的電訊號分散開來,使用導線架的缺點是只能使用「打線封裝」,因此導線架只能使用在金屬接腳較少的積體電路上。 The structure of the lead frame is shown in Figure 1. One end is "centralized" connected to the bond pads around the chip with gold wires, and the other end is "spread apart" connected to the printed circuit board. The circuit (IC) must be connected to the printed circuit board (PCB) in order to work with other integrated circuits (IC). The lead frame is actually several metal pins that “spread together” the “centralized” electrical signals, mainly because the bond pads are made around the chip. The chip is very small, so the adhesive pad is also very small. (Approximately 10μm), but the wiring on the printed circuit board is usually relatively thick (approximately 100μm), so the centralized electrical signals must be dispersed by the lead frame. The disadvantage of using the lead frame is that it can only be used in "wire packaging". Therefore, the lead frame can only be used on integrated circuits with fewer metal pins.

隨著電子產品的尺寸越來越小,功率越來越高,使得電子元件的發熱量節節攀升。如果不能及時將晶片發出的熱量導出並消散,大量的熱將累積於晶片內部,其性能及可靠性將大大降低。 As the size of electronic products is getting smaller and smaller, the power is getting higher and higher, so that the heat generation of electronic components is rising. If the heat from the wafer cannot be removed and dissipated in time, a large amount of heat will be accumulated inside the wafer, and its performance and reliability will be greatly reduced.

有鑑於此,提出一種具有高散熱效能配線基板封裝之半導體模組實屬必要。 In view of this, it is necessary to propose a semiconductor module having a high-heat-dissipation wiring substrate package.

為提供解決上述問題之方案,本創作提供一種具有高散熱效能配線基板封裝之半導體模組,包含:一陶瓷基板,具有上下表面;一個以上之通孔形成於該陶瓷基板上;複數個金屬電路圖案形成於該陶瓷基板之上表面與下表面,並透過該通孔電性地連通;至少一個積體電路元件晶粒設置於該陶瓷基板之上表面,並電性耦合至該複數個金屬電路圖案;及一金屬散熱座與該陶瓷基板透過該陶瓷基板之下表面接合。 In order to provide a solution to the above problems, the present invention provides a semiconductor module with a high heat dissipation efficiency wiring substrate package, including: a ceramic substrate with upper and lower surfaces; more than one through hole is formed on the ceramic substrate; a plurality of metal circuits A pattern is formed on the upper surface and the lower surface of the ceramic substrate, and is electrically connected through the through hole; at least one integrated circuit element die is disposed on the upper surface of the ceramic substrate and is electrically coupled to the plurality of metal circuits. A pattern; and a metal heat sink is bonded to the ceramic substrate through the lower surface of the ceramic substrate.

於一較佳實施例,上述陶瓷基板之熱傳係數大於100W m-1K-1In a preferred embodiment, the heat transfer coefficient of the ceramic substrate is greater than 100 W m -1 K -1 .

於一較佳實施例,上述之陶瓷基板可以選自氮化鋁或碳化矽的其中之一。 In a preferred embodiment, the aforementioned ceramic substrate may be selected from one of aluminum nitride or silicon carbide.

於一實施例,上述形成於該陶瓷基板下表面之該金屬電路圖案與該金屬散熱座之間具有一絕緣層,用以作為電性隔絕。 In one embodiment, an insulating layer is formed between the metal circuit pattern formed on the lower surface of the ceramic substrate and the metal heat sink for electrical isolation.

上述之金屬電路圖案係由真空直接濺鍍方式形成。 The above-mentioned metal circuit pattern is formed by a vacuum direct sputtering method.

於一較佳實施例,上述之形成金屬電路圖案的方法包含:提供一陶瓷基板;前處理清潔該陶瓷基板;利用真空鍍膜方式,於該陶瓷基板上濺鍍金屬複合層;以黃光微影之光阻被覆,然後進行曝光、顯影、蝕刻、去膜製程完成線路製作;及以電鍍沉積方式增加該線路的厚度;移除光阻完成金 屬化該線路之製作。 In a preferred embodiment, the above-mentioned method for forming a metal circuit pattern includes: providing a ceramic substrate; pre-processing to clean the ceramic substrate; using a vacuum coating method, sputtering a metal composite layer on the ceramic substrate; Resist coating, and then perform exposure, development, etching, and film removal processes to complete the circuit fabrication; and increase the thickness of the circuit by electroplating deposition; remove the photoresist finish gold Production of the line.

這些優點及其他優點從以下較佳實施例之敘述及申請專利範圍將使讀者得以清楚了解本創作。 These advantages and other advantages will be clearly understood by the reader from the description of the following preferred embodiments and the scope of patent application.

101‧‧‧IC 101‧‧‧IC

103‧‧‧散熱基板 103‧‧‧ Thermal Board

101a‧‧‧黏著墊(Bond pad) 101a‧‧‧Bond pad

105‧‧‧金線 105‧‧‧Gold Wire

107‧‧‧導線架 107‧‧‧ lead frame

109‧‧‧環氧樹酯成型模料(molding compound) 109‧‧‧ epoxy resin molding compound

200‧‧‧絕緣陶瓷基板 200‧‧‧ Insulating ceramic substrate

201‧‧‧電路圖案 201‧‧‧Circuit Pattern

(203a,203b,203c)‧‧‧IC元件 (203a, 203b, 203c) ‧‧‧IC components

201a‧‧‧通孔 201a‧‧‧through hole

207‧‧‧被動元件 207‧‧‧Passive components

209‧‧‧插件式元件 209‧‧‧Plug-in components

211‧‧‧焊錫 211‧‧‧Soldering

230‧‧‧印刷電路板(printed circuit board;PCB) 230‧‧‧printed circuit board (PCB)

301、303、305、307、309、311‧‧‧步驟 301, 303, 305, 307, 309, 311‧‧‧ steps

如下所述之對本創作的詳細描述與實施例之示意圖,應使本創作更被充分地理解;然而,應可理解此僅限於作為理解本創作應用之參考,而非限制本創作於一特定實施例之中。 The detailed description of the creation and the schematic diagram of the embodiment described below should make the creation more fully understood; however, it should be understood that this is limited to the reference for understanding the application of the creation, rather than limiting the creation to a specific implementation. Example.

圖1顯示習知技術傳統封裝後之IC元件示意圖;圖2(a)顯示本創作之一實施例之具有高散熱效能配線基板封裝之半導體模組平面示意圖;圖2(b)-(c)顯示本創作之一實施例之具有高散熱效能配線基板封裝之半導體模組剖面示意圖;圖2(d)-(e)顯示本創作之一實施例之具有高散熱效能配線基板鑲嵌於印刷電路板(PCB)內封裝之半導體模組剖面示意圖;圖3顯示本創作之一實施例之直接鍍銅基板(Direct Plate Copper;DPC),DPC基板製程為例,詳細DPC生產流程圖。 Figure 1 shows a schematic diagram of IC components after conventional packaging of conventional technology; Figure 2 (a) shows a schematic plan view of a semiconductor module with high heat dissipation efficiency of a wiring substrate package according to an embodiment of the present invention; Figures 2 (b)-(c) Fig. 2 (d)-(e) shows a wiring board with a high heat dissipation efficiency and a printed circuit board inlaid on a printed circuit board according to an embodiment of the present invention; (PCB) A schematic cross-sectional view of a semiconductor module encapsulated in a PCB; FIG. 3 shows a direct plate copper (DPC) substrate according to an embodiment of the present invention. The DPC substrate process is taken as an example, and a detailed DPC production flow chart is shown.

此處本創作將針對創作具體實施例及其觀點加以詳細描述,此類描述為解釋本創作之結構或步驟流程,其係供以說明之用而非用以限制本創作之申請專利範圍。因此,除說明書中之具體實施例與較佳實施例外,本創作亦可廣泛施行於其他不同的實施例中。以下藉由特定的具體實施例說明本創作之實施方式,熟悉此技術之人士可藉由本說明書所揭示之內容輕易地瞭解本創作 之功效性與其優點。且本創作亦可藉由其他具體實施例加以運用及實施,本說明書所闡述之各項細節亦可基於不同需求而應用,且在不悖離本創作之精神下進行各種不同的修飾或變更。 The present invention will be described in detail for the specific embodiment of the creation and its viewpoints. Such description is to explain the structure or process of the creation, and it is used for explanation rather than limiting the scope of patent application of the creation. Therefore, in addition to the specific embodiments and preferred implementations in the description, this creation can also be widely implemented in other different embodiments. The following describes the implementation of this creation through specific specific embodiments. Those familiar with this technology can easily understand this creation through the content disclosed in this manual. Efficacy and its advantages. And this creation can also be applied and implemented by other specific embodiments. The details described in this specification can also be applied based on different needs, and various modifications or changes can be made without departing from the spirit of this creation.

說明書中所述一實施例指的是一特定被敘述與此實施例有關之特徵、方法或者特性被包含在至少一些實施例中。因此,一實施例或多個實施例之各態樣之實施不一定為相同實施例。此外,本創作有關之特徵、方法或者特性可以適當地結合於一或多個實施例之中。 An embodiment described in the specification means that a particular feature, method, or characteristic described in relation to this embodiment is included in at least some embodiments. Therefore, the implementation of each aspect of an embodiment or multiple embodiments is not necessarily the same embodiment. In addition, the features, methods, or characteristics related to this creation may be appropriately combined in one or more embodiments.

塑膠尤其是環氧樹脂由於比較好的經濟性,至目前為止依然佔據整個電子市場的統治地位,但是許多特殊領域比如高溫、線膨脹係數不匹配、氣密性、穩定性、機械性能等方面顯然不適合。尤其是在大功率、高密度封裝中,電子元件及晶片等在運行過程中產生的熱量並無法透過塑膠,例如環氧樹脂,有效地將熱量號散,因而將會嚴重影響電子元件及晶片的運作效能。大量的熱將累積於晶片內部,其性能及可靠性將大大降低。 Plastics, especially epoxy resins, dominate the electronics market until now due to their relatively good economics, but many special areas such as high temperature, linear expansion coefficient mismatch, air tightness, stability, mechanical properties, etc. are obviously Not suitable. Especially in high-power, high-density packaging, the heat generated by electronic components and chips during operation cannot pass through plastics, such as epoxy resin, to effectively dissipate the heat, which will seriously affect the electronic components and chips. Operational efficiency. A large amount of heat will be accumulated inside the chip, and its performance and reliability will be greatly reduced.

隨著電子晶片微小化以及多功能性的要求,晶片的整合變得相當複雜,封裝技術也因此跟著其產品的需求有所改變。現今於於電子元件應用上,由於電子晶片微小化以及隨著多功能化、高速化的要求,常需要將不同功能的IC晶片,例如RF-IC、digital-IC、power-IC等晶片,整合成多晶片模組。 With the miniaturization of electronic chips and the requirements of multifunctionality, the integration of chips has become quite complicated, and the packaging technology has accordingly changed with the needs of its products. Nowadays, in the application of electronic components, due to the miniaturization of electronic chips and the requirements of multifunctionalization and high speed, IC chips with different functions, such as RF-IC, digital-IC, and power-IC chips, are often integrated. Into a multi-chip module.

為了達到整合成多晶片模組以及解決IC晶片運作時產生之散熱問題,本創作提供一種具有高散熱效能之配線基板,其利用一種具有高熱傳係數的絕緣材料,其熱傳係數>100Wm-1K-1,作為基板或是內鑲嵌在印刷電路板(printed circuit board;PCB)內作為高導熱介質,以一較佳實施例而言,其可以是氮化鋁(Aluminum nitride;AlN)絕緣陶瓷,具有熱傳係數170~230Wm-1K-1,AlN陶瓷具有高的導熱性能,適用於大功率半導體基片,在散熱過程中自然冷卻即可達到目的,同時還具有很好的機械強度、優良的電氣性能。 In order to achieve integration into a multi-chip module and solve the heat dissipation problem caused by the operation of IC chips, this creation provides a wiring substrate with high heat dissipation efficiency, which uses an insulating material with a high heat transfer coefficient, and its heat transfer coefficient is> 100Wm -1 K -1 is used as a substrate or embedded in a printed circuit board (PCB) as a highly thermally conductive medium. In a preferred embodiment, it can be an aluminum nitride (AlN) insulating ceramic With a heat transfer coefficient of 170 ~ 230Wm -1 K -1 , AlN ceramics have high thermal conductivity and are suitable for high-power semiconductor substrates. Natural cooling can achieve the purpose during the heat dissipation process. At the same time, it has good mechanical strength, Excellent electrical performance.

以另一較佳實施例而言,其可以是碳化矽(Silicon carbide;SiC) 絕緣陶瓷,具有熱傳係數140~170Wm-1K-1,其優點為熱膨脹係數低、與電子元件熱膨脹係數相符、可承受外力造成之變形、且可以降低電磁干擾。 In another preferred embodiment, it can be a silicon carbide (SiC) insulating ceramic, which has a thermal coefficient of 140 ~ 170Wm -1 K -1 , and has the advantage of a low thermal expansion coefficient, which is consistent with the thermal expansion coefficient of electronic components. Can withstand the deformation caused by external forces, and can reduce electromagnetic interference.

相對於塑膠材料,陶瓷材料也在電子工業扮演者重要的角色,其電阻高,高頻特性突出,且具有熱導率高、化學穩定性佳、熱穩定性和熔點高等優點。在電子線路的設計和製造非常需要這些的性能,因此陶瓷被廣泛用於不同厚膜、薄膜或和電路的基板材料,還可以用作絕緣體,在熱性能要求苛刻的電路中做導熱通路以及用來製造各種電子元件,可將多顆IC焊接在此基板上以焊線或覆晶方式將晶粒與基板線路接合,以整合同質或異質IC功能並達到高散熱效能,並結合PCB以及裝置於上的元件,達成系統級或是次系統級的功能輸出。 Compared with plastic materials, ceramic materials also play an important role in the electronics industry. It has high resistance, outstanding high frequency characteristics, and has the advantages of high thermal conductivity, good chemical stability, high thermal stability and high melting point. These properties are very needed in the design and manufacture of electronic circuits. Therefore, ceramics are widely used in different thick film, thin film or circuit substrate materials. They can also be used as insulators, as heat conduction paths in circuits with demanding thermal performance, and To manufacture various electronic components, multiple ICs can be soldered on this substrate to bond the die with the substrate circuit in a bonding wire or flip-chip manner to integrate homogeneous or heterogeneous IC functions and achieve high heat dissipation efficiency, combined with PCB and devices in Components on the system to achieve system-level or sub-system-level functional output.

參考圖2(a),在絕緣陶瓷基板200上電鍍導線電路圖案201可將多顆IC(203a,203b,203c)焊接在此基板上,並以焊線205或是覆晶方式與基板線路接合以整合同質IC或異質IC功能、還整合其他電子元件,例如被動元件207、插件式元件209等,並達到高散熱效能的一種結構。以一較佳實施例而言,如圖2(b),其顯示IC元件與絕緣陶瓷基板200上電鍍導線電路圖案201之剖面結構示意圖,電鍍導線電路圖案201為銅線線路,並具有垂直互連導通孔201a連接基板上、下表面之銅線線路,IC元件(203a、203b)、被動元件207、插件式元件209等則以焊錫211將元件焊接在基板之線路201上,IC運作時產生的熱可以經由絕緣陶瓷基板200導至與其接合的金屬散熱座(heat sink)(未顯示)而向外排出,一絕緣結構(未顯示)則用以隔絕電鍍導線電路圖案201與heat sink。 Referring to FIG. 2 (a), a plurality of ICs (203a, 203b, and 203c) can be soldered to this substrate by plating a lead circuit pattern 201 on an insulating ceramic substrate 200, and bonded to the substrate circuit by a bonding wire 205 or a flip-chip method. A structure that integrates homogeneous IC or heterogeneous IC functions, and also integrates other electronic components, such as passive components 207, plug-in components 209, etc., and achieves high heat dissipation efficiency. In a preferred embodiment, as shown in FIG. 2 (b), a schematic cross-sectional structure diagram of a plated wire circuit pattern 201 on an IC component and an insulating ceramic substrate 200 is shown. The plated wire circuit pattern 201 is a copper wire circuit and has a vertical mutual connection. The through-hole 201a is used to connect the copper wires on the upper and lower surfaces of the substrate. IC components (203a, 203b), passive components 207, and plug-in components 209 are soldered to the circuit 201 of the substrate with solder 211. This occurs during the operation of the IC. The heat can be conducted through the insulating ceramic substrate 200 to a metal heat sink (not shown) bonded to the external ceramic substrate 200, and an insulating structure (not shown) is used to isolate the plated wire circuit pattern 201 from the heat sink.

以另一較佳實施例而言,參考圖2(c),其顯示IC元件與絕緣陶瓷基板200上電鍍導線電路圖案201之剖面結構示意圖,電鍍導線電路圖案201為銅線線路,並具有垂直互連導通孔201a連接基板上、下表面之銅線線路,IC元件(203a、203b)、被動元件207、插件式元件209等則以焊錫211將元件焊接在基板之線路201上,而IC元件(203a、203b)之晶粒則於攔霸213內以液態膠215填充固化以保護IC元件(203a、203b)之晶粒。IC運作時產生的熱可以經由絕緣陶瓷基板200導至與其接合的金屬散熱座(heat sink)(未顯示)而向外 排出。 For another preferred embodiment, referring to FIG. 2 (c), a schematic cross-sectional structure diagram of a plated wire circuit pattern 201 on an IC element and an insulating ceramic substrate 200 is shown. The plated wire circuit pattern 201 is a copper wire circuit and has a vertical The interconnect via 201a connects the copper wires on the upper and lower surfaces of the substrate. IC components (203a, 203b), passive components 207, and plug-in components 209 are soldered to the circuit 201 of the substrate with solder 211. IC components The grains of (203a, 203b) are filled and solidified with liquid glue 215 in the stopper 213 to protect the grains of the IC device (203a, 203b). The heat generated during the operation of the IC can be conducted to the metal heat sink (not shown) bonded to it through the insulating ceramic substrate 200 and outward. discharge.

以再一較佳實施例而言,參考圖2(d)-(e),其分別對應圖2(b)-(c),顯示IC元件(203a、203b)與絕緣陶瓷基板200上電鍍導線電路圖案201並內鑲嵌在印刷電路板(printed circuit board;PCB)230內之剖面結構示意圖,電鍍導線電路圖案201為銅線線路,並具有垂直互連導通孔201a連接基板上、下表面之銅線線路電路圖案201,圖2(d)-(e)顯示IC元件(203a、203b)、被動元件207、插件式元件209等則以焊錫211將元件焊接在基板之線路201上;而圖2(e)中之IC元件晶粒(203a、203b)則於攔霸213內以液態膠215填充固化以保護IC元件晶粒(203a、203b)。IC運作時產生的熱可以經由絕緣陶瓷基板200導至與其接合的金屬散熱座(heat sink)(未顯示)而向外排出。 For another preferred embodiment, referring to Figs. 2 (d)-(e), which respectively correspond to Figs. 2 (b)-(c), show the IC components (203a, 203b) and the electroplated wires on the insulating ceramic substrate 200. Circuit pattern 201 is a schematic cross-sectional structure diagram embedded in a printed circuit board (PCB) 230. The circuit pattern 201 is a copper wire circuit and has vertical interconnection vias 201a to connect copper on the upper and lower surfaces of the substrate. Line circuit circuit pattern 201. Figures 2 (d)-(e) show IC components (203a, 203b), passive components 207, and plug-in components 209, etc. The components are soldered to the circuit 201 of the substrate with solder 211; and Figure 2 The IC element die (203a, 203b) in (e) is filled and solidified with liquid glue 215 in the stopper 213 to protect the IC element die (203a, 203b). The heat generated during the operation of the IC can be conducted through the insulating ceramic substrate 200 to a metal heat sink (not shown) bonded to the ceramic substrate 200 and discharged to the outside.

此一導入的絕緣層(絕緣陶瓷基板200),需要能解決熱電分離以達到最佳散熱效果。以一較佳實施例而言,絕緣陶瓷基板200可以是直接鍍銅(Direct Plate Copper;DPC)基板。能夠解決熱電分離問題的陶瓷基板應具有以下特點:首先它必須具有高的導熱性,它的導熱性要比樹脂高幾個數量級;第二是要有高的絕緣強度;第三是高線路解析度,這樣才能跟晶片進行垂直共接或者倒裝,不會出問題;第四是高的表面平整度,銲接的時候就不會有空洞;第五是陶瓷和金屬要有高的附著力;第六是垂直互連導通孔,這樣才能實現貼片封裝,把電路從背面引到正面。 The introduced insulation layer (insulating ceramic substrate 200) needs to be capable of solving thermoelectric separation to achieve the best heat dissipation effect. In a preferred embodiment, the insulating ceramic substrate 200 may be a direct plate copper (DPC) substrate. The ceramic substrate that can solve the problem of thermoelectric separation should have the following characteristics: first, it must have high thermal conductivity, its thermal conductivity is several orders of magnitude higher than that of resin; second, it must have high insulation strength; third, high circuit analysis It can be co-connected or flipped vertically with the chip without problems; the fourth is the high surface flatness and there will be no voids when soldering; the fifth is the high adhesion of ceramics and metals; The sixth is the vertical interconnection vias, so that the chip package can be realized, and the circuit is led from the back to the front.

DPC(Direct Plate Copper)亦稱為直接鍍銅基板,DPC基板製程為例,詳細DPC生產流程圖如圖3:首先將陶瓷基板做前處理清潔(步驟301),利用薄膜專業製造技術-真空鍍膜方式,例如真空濺鍍,於陶瓷基板上濺鍍結合于銅金屬複合層(步驟303),接著以黃光微影之光阻被覆(步驟305),然後進行曝光、顯影、蝕刻、去膜製程完成線路製作(步驟307),最後再以電鍍/化學鍍沉積方式增加線路的厚度(步驟309),待光阻移除後即完成金屬化線路製作(步驟311)。 DPC (Direct Plate Copper) is also called direct copper substrate. The DPC substrate manufacturing process is taken as an example. The detailed DPC production flow chart is shown in Figure 3: First, the ceramic substrate is pre-treated and cleaned (step 301), and the thin film professional manufacturing technology-vacuum coating is used. Methods, such as vacuum sputtering, sputter bonding to a copper-metal composite layer on a ceramic substrate (step 303), and then covering it with a photoresist of yellow light lithography (step 305), and then performing exposure, development, etching, and film removal processes to complete the circuit Manufacture (step 307), and finally increase the thickness of the circuit by electroplating / electroless plating (step 309). After the photoresist is removed, the metallization circuit is completed (step 311).

陶瓷電路板具有以下的優點: Ceramic circuit boards have the following advantages:

(1)更高的熱導率:傳統的鋁基電路板MCPCB的熱導率是1~2W m-1K-1,銅本身的導熱率是383.8W m-1K-1但是絕緣層的導熱率只有1.0W m-1K-1左右,好一點的能達到1.8W m-1K-1。氧化鋁陶瓷的熱導率:15~35W m-1K-1,氮化鋁陶瓷的熱導率:170~230W m-1K-1,銅基電路板板的導熱率為2W m-1K-1;鋁/銅基電路板:本身鋁熱導率高,但是鋁/銅基電路板上有絕緣層,導致整塊板導熱率下降。我們可以用陶瓷基代替絕緣層,以鋁/銅為基板,以陶瓷基為絕緣層。 (1) Higher thermal conductivity: The thermal conductivity of traditional aluminum-based circuit board MCPCB is 1 ~ 2W m -1 K -1 , and the thermal conductivity of copper itself is 383.8W m -1 K -1 but the insulation layer The thermal conductivity is only about 1.0W m -1 K -1 and a better one can reach 1.8W m -1 K -1 . Thermal conductivity of alumina ceramics: 15 ~ 35W m -1 K -1 , thermal conductivity of aluminum nitride ceramics: 170 ~ 230W m -1 K -1 , thermal conductivity of copper-based circuit board 2W m -1 K -1 ; Aluminum / copper-based circuit board: Aluminum has high thermal conductivity, but there is an insulating layer on the aluminum / copper-based circuit board, which causes the thermal conductivity of the entire board to decrease. We can replace the insulating layer with a ceramic base, with aluminum / copper as the substrate, and a ceramic base as the insulating layer.

(2)更匹配的熱膨脹係數:陶瓷和晶片的熱膨脹係數接近,不會在溫差劇變時產生太大變形導致線路脫焊,內應力等問題。 (2) More matched thermal expansion coefficients: The thermal expansion coefficients of ceramics and wafers are close to each other, which will not cause too much deformation when the temperature difference changes sharply, causing problems such as circuit desoldering and internal stress.

(3)更牢、更低阻的金屬膜層:產品上金屬層與陶瓷基板的結合強度高,最大可以達到45MPa(大於1mm厚陶瓷片自身的強度);金屬層的導電性好,例如,得到的銅的體積電阻率小於2.5×10-6Ω.cm,電流通過時發熱小。 (3) Stronger, lower resistance metal film layer: The bonding strength between the metal layer and the ceramic substrate on the product is high, which can reach a maximum of 45 MPa (greater than the strength of the 1 mm thick ceramic sheet itself); the metal layer has good conductivity, for example, The volume resistivity of the obtained copper is less than 2.5 × 10 -6 Ω. cm, the heat is small when the current passes.

上述敘述係為本創作之較佳實施例。此領域之技藝者應得以領會其係用以說明本創作而非用以限定本創作所主張之專利權利範圍。其專利保護範圍當視後附之申請專利範圍及其等同領域而定。凡熟悉此領域之技藝者,在不脫離本專利精神或範圍內,所作之更動或潤飾,均屬於本創作所揭示精神下所完成之等效改變或設計,且應包含在下述之申請專利範圍內。 The above description is a preferred embodiment of this creation. Artists in this field should be able to understand that it is used to describe this creation and not to limit the scope of patent rights claimed by this creation. The scope of its patent protection shall depend on the scope of the attached patent application and its equivalent fields. Anyone skilled in this field, without departing from the spirit or scope of this patent, changes or retouches are equivalent changes or designs made under the spirit disclosed in this creation, and should be included in the scope of patent application below Inside.

Claims (10)

一種具有高散熱效能配線基板封裝之半導體模組,包含:一陶瓷基板,具有上、下表面;一個以上之通孔形成於該陶瓷基板上;複數個金屬電路圖案形成於該陶瓷基板之該上表面與該下表面,並透過該通孔電性地相互連通;至少一個積體電路元件晶粒設置於該陶瓷基板之該上表面,並電性耦合至該複數個金屬電路圖案;及一金屬散熱座與該陶瓷基板透過該陶瓷基板之該下表面接合。A semiconductor module with a high heat dissipation efficiency wiring substrate package includes: a ceramic substrate having upper and lower surfaces; more than one through hole is formed on the ceramic substrate; and a plurality of metal circuit patterns are formed on the ceramic substrate. The surface and the lower surface are in electrical communication with each other through the through hole; at least one integrated circuit element die is disposed on the upper surface of the ceramic substrate and is electrically coupled to the plurality of metal circuit patterns; and a metal The heat sink is bonded to the ceramic substrate through the lower surface of the ceramic substrate. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之陶瓷基板之熱傳係數大於100W m-1K-1According to the request for the semiconductor module packaged with a high-heat-dissipation efficiency wiring substrate package described in item 1, wherein the above-mentioned ceramic substrate has a heat transfer coefficient greater than 100 W m -1 K -1 . 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之陶瓷基板可以選自氮化鋁或碳化矽的其中之一。According to the request for the semiconductor module packaged with a high-heat-dissipation wiring substrate package as described in item 1, the ceramic substrate may be selected from one of aluminum nitride or silicon carbide. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述形成於該陶瓷基板之該下表面之該金屬電路圖案與該金屬散熱座之間具有一絕緣層,用以作為電性隔絕。According to the request for the semiconductor module packaged with a high-heat-dissipation wiring substrate package according to item 1, wherein the metal circuit pattern formed on the lower surface of the ceramic substrate and the metal heat sink have an insulating layer for As electrically isolated. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之金屬電路圖案係由真空直接濺鍍方式形成。According to the request for the semiconductor module with high heat dissipation efficiency of the wiring substrate package described in item 1, wherein the above-mentioned metal circuit pattern is formed by a vacuum direct sputtering method. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之陶瓷基板係鑲嵌於一具有上、下表面之印刷電路板內,其中該印刷電路板包含:一個以上之通孔形成於印刷電路板上;複數個金屬電路圖案形成於該印刷電路板之該上表面與該下表面,並透過該通孔電性地相互連通。According to the request for the semiconductor module with high heat dissipation efficiency wiring substrate package described in item 1, wherein the above-mentioned ceramic substrate is embedded in a printed circuit board having upper and lower surfaces, wherein the printed circuit board includes: more than one A through hole is formed on the printed circuit board; a plurality of metal circuit patterns are formed on the upper surface and the lower surface of the printed circuit board, and are electrically communicated with each other through the through hole. 如請求第5項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之形成金屬電路圖案的方法包含:提供一陶瓷基板;前處理清潔該陶瓷基板;利用真空鍍膜方式,於該陶瓷基板上濺鍍金屬複合層;以黃光微影之光阻被覆,然後進行曝光、顯影、蝕刻、去膜製程完成線路製作;及以電鍍沉積方式增加該線路的厚度;移除光阻完成金屬化該線路之製作。According to the request for the semiconductor module packaged with a high-heat-dissipation wiring substrate package according to item 5, wherein the method for forming a metal circuit pattern includes: providing a ceramic substrate; pre-processing to clean the ceramic substrate; using a vacuum coating method, A metal composite layer is sputtered on the ceramic substrate; it is covered with a photoresist of yellow light lithography, and then exposed, developed, etched, and film-removed to complete the circuit production; and the thickness of the circuit is increased by electroplating and deposition; the photoresist is removed to complete the metallization The making of the line. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之半導體模組更包含至少一內插式元件設置於該陶瓷基板之該上表面,並電性耦合至該複數個金屬電路圖案。According to the request for the semiconductor module with high heat dissipation efficiency of the wiring substrate package described in item 1, wherein the semiconductor module further includes at least one interposer component disposed on the upper surface of the ceramic substrate and electrically coupled to the ceramic substrate. A plurality of metal circuit patterns. 如請求第1項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之半導體模組更包含至少一被動元件設置於該陶瓷基板之該上表面,並電性耦合至該複數個金屬電路圖案。According to the request for the semiconductor module with high heat dissipation efficiency of the wiring substrate package described in item 1, wherein the semiconductor module further includes at least one passive component disposed on the upper surface of the ceramic substrate and electrically coupled to the plurality of Metal circuit pattern. 如請求第6項所述之具有高散熱效能配線基板封裝之半導體模組,其中上述之半導體模組更包含至少一被動元件或是一插件式元件設置於該印刷電路板之該上表面,並電性耦合至該印刷電路板之該複數個金屬電路圖案。According to the request for the semiconductor module with high heat dissipation efficiency of the wiring substrate package described in item 6, wherein the semiconductor module further includes at least a passive component or a plug-in component disposed on the upper surface of the printed circuit board, and The plurality of metal circuit patterns are electrically coupled to the printed circuit board.
TW108204698U 2019-04-17 2019-04-17 High heat dissipation performance circuit board for semiconductor module TWM586454U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108204698U TWM586454U (en) 2019-04-17 2019-04-17 High heat dissipation performance circuit board for semiconductor module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108204698U TWM586454U (en) 2019-04-17 2019-04-17 High heat dissipation performance circuit board for semiconductor module

Publications (1)

Publication Number Publication Date
TWM586454U true TWM586454U (en) 2019-11-11

Family

ID=69190497

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108204698U TWM586454U (en) 2019-04-17 2019-04-17 High heat dissipation performance circuit board for semiconductor module

Country Status (1)

Country Link
TW (1) TWM586454U (en)

Similar Documents

Publication Publication Date Title
US11605609B2 (en) Ultra-thin embedded semiconductor device package and method of manufacturing thereof
JP6549763B2 (en) Ceramic module for power semiconductor COB and method for preparing the same
US8335084B2 (en) Embedded actives and discrete passives in a cavity within build-up layers
TWI567896B (en) A three-dimensional package structure and the method to fabricate thereof
JP3895880B2 (en) Cavity down IC package structure with thermal vias
US20090244848A1 (en) Power Device Substrates and Power Device Packages Including the Same
EP1735830A2 (en) Multi-substrate circuit assembly
KR20090062612A (en) Multi chip package
US20090243079A1 (en) Semiconductor device package
WO2012116157A2 (en) Chip module embedded in pcb substrate
JP2012015225A (en) Semiconductor device
TW202141718A (en) Semiconductor module and manufacturing method of the same
US20120181066A1 (en) Package carrier
TWM586454U (en) High heat dissipation performance circuit board for semiconductor module
CN211208440U (en) Three-dimensional packaging structure integrating chip and antenna
EP3751603A2 (en) Semiconductor package with a heat sink bonded to a semiconductor chip with a bonding layer and to a molding material with a thermal interface material
Seal et al. Thermo-mechanical reliability analysis of flip-chip bonded silicon carbide Schottky diodes
KR20070030034A (en) Stacked semiconductor package
JP2903013B2 (en) Circuit package including metal substrate and mounting method
TWI576930B (en) Circuit package of circuit component module and its product
US20230317554A1 (en) Embedded heat slug in a substrate
US11791251B2 (en) High power laminate RF package
US20240153880A1 (en) Qfn package comprising two electronic chips with different substrates
JPH1154665A (en) Composite package
JPH08274225A (en) Semiconductor component

Legal Events

Date Code Title Description
MM4K Annulment or lapse of a utility model due to non-payment of fees