TWM454670U - DC-DC converter - Google Patents

DC-DC converter Download PDF

Info

Publication number
TWM454670U
TWM454670U TW101222291U TW101222291U TWM454670U TW M454670 U TWM454670 U TW M454670U TW 101222291 U TW101222291 U TW 101222291U TW 101222291 U TW101222291 U TW 101222291U TW M454670 U TWM454670 U TW M454670U
Authority
TW
Taiwan
Prior art keywords
signal
compensation
current
output
coupled
Prior art date
Application number
TW101222291U
Other languages
Chinese (zh)
Inventor
Ying-Chi Chen
Original Assignee
Upi Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Upi Semiconductor Corp filed Critical Upi Semiconductor Corp
Priority to TW101222291U priority Critical patent/TWM454670U/en
Publication of TWM454670U publication Critical patent/TWM454670U/en
Priority to CN201320343658.3U priority patent/CN203504410U/en

Links

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

The invention discloses a DC-DC converter. The DC-DC converter includes an output stage, a current sensing unit, an error amplifier, a compensating signal processing unit, and a pulse width modulation controller. The output stage is used to provide an output current. The current sensing unit generates a compensating current signal varied with the output current according to the output current. The error amplifier receives a reference voltage and a feedback voltage and provides an error signal. The feedback voltage is related to an output voltage of the DC-DC converter. The compensating signal processing unit receives the error signal and the compensating current signal to provide a compensated comparison signal varied with the output current. The pulse width modulation controller receives the compensated comparison signal and a triangle wave signal to provide a pulse width modulation signal to the output stage.

Description

直流對直流轉換器DC to DC converter

本創作與電源轉換器有關,特別是關於一種直流對直流轉換器。This creation is related to power converters, especially with regard to a DC to DC converter.

近年來,各種型式的直流對直流轉換器(DC-DC Converter)已廣泛地應用於不同的電子裝置中。舉例而言,具有恆定導通時間(Constant ON Time,COT)之穩壓器即為一種直流對直流轉換器。當回授電壓小於參考電壓時,恆定導通時間穩壓器能夠在一固定週期內導通一主要開關,並可調整主要開關的關閉週期(off-time),藉以提供較為穩定的輸出電壓。In recent years, various types of DC-DC converters have been widely used in different electronic devices. For example, a regulator with a constant on-time (COT) is a DC-to-DC converter. When the feedback voltage is less than the reference voltage, the constant on-time voltage regulator can turn on a main switch in a fixed period, and can adjust the off-time of the main switch to provide a relatively stable output voltage.

然而,對傳統的降壓型直流對直流轉換器而言,當位於負載電容上方之等效電阻過小時,將會造成輸出漣波過小以及輸出漣波與電感電流不同相位之問題,導致系統輸出電壓時產生震盪的現象,嚴重影響系統的穩定度。However, for a conventional step-down DC-to-DC converter, when the equivalent resistance above the load capacitor is too small, the output ripple is too small and the output chopping and the inductor current are not in phase, resulting in system output. When the voltage is oscillating, it seriously affects the stability of the system.

本創作之一範疇在於提出一種直流對直流轉換器。於一具體實施例中,直流對直流轉換器包含輸出級、電流感測單元、誤差放大器、補償訊號處理單元及脈寬調變控制器。補償訊號處理單元耦接電流感測單元及誤差放大器。脈寬調變控制器耦接補償訊號處理單元。輸出級用以提供一輸出電流。電流 感測單元根據輸出電流產生隨輸出電流變化之補償電流訊號。誤差放大器接收參考電壓與回饋電壓並提供一誤差訊號。回饋電壓與直流對直流轉換器之輸出電壓有關。補償訊號處理單元接收誤差訊號及補償電流訊號以提供隨輸出電流變化之補償控制訊號。脈寬調變控制器接收補償控制訊號及三角波訊號以提供脈寬調變訊號至輸出級。One of the scope of this creation is to propose a DC-to-DC converter. In one embodiment, the DC-to-DC converter includes an output stage, a current sensing unit, an error amplifier, a compensation signal processing unit, and a pulse width modulation controller. The compensation signal processing unit is coupled to the current sensing unit and the error amplifier. The pulse width modulation controller is coupled to the compensation signal processing unit. The output stage is used to provide an output current. Current The sensing unit generates a compensation current signal that varies with the output current according to the output current. The error amplifier receives the reference voltage and the feedback voltage and provides an error signal. The feedback voltage is related to the output voltage of the DC to DC converter. The compensation signal processing unit receives the error signal and the compensation current signal to provide a compensation control signal that varies with the output current. The pulse width modulation controller receives the compensation control signal and the triangular wave signal to provide a pulse width modulation signal to the output stage.

於一實施例中,脈寬調變訊號具有固定導通時間。In one embodiment, the pulse width modulation signal has a fixed on time.

於一實施例中,直流對直流轉換器更包括補償單元,用以對誤差放大器所輸出之誤差訊號進行補償。補償單元包括補償電阻及補償電容。補償電阻耦接至誤差放大器與補償訊號處理單元之間。補償電容耦接於補償電阻與接地端之間。In an embodiment, the DC-DC converter further includes a compensation unit for compensating for the error signal output by the error amplifier. The compensation unit includes a compensation resistor and a compensation capacitor. The compensation resistor is coupled between the error amplifier and the compensation signal processing unit. The compensation capacitor is coupled between the compensation resistor and the ground.

於一實施例中,脈寬調變控制器包括三角波產生器、比較器及脈寬調變產生器。三角波產生器用以產生三角波訊號。比較器耦接補償訊號處理單元及三角波產生器,且接收補償控制訊號及三角波訊號以提供觸發訊號。脈寬調變產生器耦接比較器及輸出級,且接收觸發訊號。In one embodiment, the pulse width modulation controller includes a triangular wave generator, a comparator, and a pulse width modulation generator. A triangular wave generator is used to generate a triangular wave signal. The comparator is coupled to the compensation signal processing unit and the triangular wave generator, and receives the compensation control signal and the triangular wave signal to provide the trigger signal. The pulse width modulation generator is coupled to the comparator and the output stage, and receives the trigger signal.

於一實施例中,補償訊號處理單元包括第一電流源、第二電流源及電阻。第一電流源受控於電流感測單元。第二電流源耦接接地端。第二電流源受控於電流感測單元。電阻耦接於第一電流源與第二電流源之間。誤差放大器耦接至第一電流源與電阻之間。比較器耦接至電阻與第二電流源之間。In an embodiment, the compensation signal processing unit includes a first current source, a second current source, and a resistor. The first current source is controlled by a current sensing unit. The second current source is coupled to the ground. The second current source is controlled by the current sensing unit. The resistor is coupled between the first current source and the second current source. The error amplifier is coupled between the first current source and the resistor. The comparator is coupled between the resistor and the second current source.

於一實施例中,補償訊號處理單元包括電阻、開關及電流源。開關分別耦接誤差放大器、工作電壓及電阻。電流源分別耦接電阻、接地端及電流感測單元。電流源受控於電流感測單元。比較器耦接至電阻與電流源之間。In one embodiment, the compensation signal processing unit includes a resistor, a switch, and a current source. The switches are respectively coupled to the error amplifier, the operating voltage, and the resistor. The current sources are respectively coupled to the resistor, the ground, and the current sensing unit. The current source is controlled by a current sensing unit. The comparator is coupled between the resistor and the current source.

相較於先前技術,本創作所揭露之直流對直流轉換器透過其電流感測單元根據輸出級輸出至電感之輸出電流產生隨輸出電流變化之補償電流訊號至誤差放大器之輸出端。由於誤差訊號為回饋電壓之反向放大訊號,使其在系統上等效放大輸出電壓漣波,藉以改善位於負載電容上方之等效電阻過小時所造成輸出漣波過小以及輸出漣波與電感電流不同相位之現象,使得系統能穩定地輸出電壓而不會產生震盪,故能有效地提升系統的穩定度。Compared with the prior art, the DC-to-DC converter disclosed in the present invention generates a compensation current signal that varies with the output current according to the output current of the output stage to the inductor through its current sensing unit to the output of the error amplifier. Since the error signal is the reverse amplification signal of the feedback voltage, it is equivalent to amplifying the output voltage chopping on the system, thereby improving the output chopping too small and the output chopping and inductor current caused by the equivalent resistance above the load capacitance being too small. The phenomenon of different phases enables the system to stably output voltage without oscillating, so it can effectively improve the stability of the system.

關於本創作之優點與精神可以藉由以下的創作詳述及所附圖式得到進一步的瞭解。The advantages and spirit of this creation can be further understood by the following detailed description of the creation and the drawings.

根據本創作之一較佳具體實施例為一種直流對直流轉換器。請參照圖1,圖1繪示本實施例之直流對直流轉換器的電路示意圖。A preferred embodiment of the present invention is a DC to DC converter. Please refer to FIG. 1. FIG. 1 is a schematic circuit diagram of a DC-DC converter according to the embodiment.

如圖1所示,直流對直流轉換器1用以將輸入電壓VIN 轉換為輸出電壓VOUT 。直流對直流轉換器1包括輸出級10、電流感測單元11、誤差放大器12、補償訊號處理單元13、脈寬調變控制器14、補償單元15、輸入節點N0、輸出節點N1及輸出電感L。輸入節點N0用以接收輸入電壓VIN ;輸出節點N1用以提供輸出電壓VOUT 至負載LD。As shown in FIG. 1, the DC-to-DC converter 1 is used to convert the input voltage V IN into an output voltage V OUT . The DC-to-DC converter 1 includes an output stage 10, a current sensing unit 11, an error amplifier 12, a compensation signal processing unit 13, a pulse width modulation controller 14, a compensation unit 15, an input node N0, an output node N1, and an output inductor L. . The input node N0 is for receiving the input voltage V IN ; the output node N1 is for providing the output voltage V OUT to the load LD.

輸出級10耦接於輸入節點N0與接地端之間,並且輸出級10分別耦接脈寬調變控制器14、電流感測單元11及輸出電感L;電流感測單元11之一端耦接至輸出級10,另一端耦接至補償訊號處理單元13;誤差放大器12分別耦接補償訊 號處理單元13、參考電壓VREF 、第一分壓電阻R1與第二分壓電阻R2之間的分壓節點N2;補償訊號處理單元13分別耦接誤差放大器12、電流感測單元11、脈寬調變控制器14;脈寬調變控制器14分別耦接補償訊號處理單元13及輸出級10;補償單元15之一端耦接至誤差放大器12與補償訊號處理單元13之間,另一端耦接至接地端;輸出電感L耦接於輸出級10與輸出節點N1之間。The output stage 10 is coupled between the input node N0 and the ground, and the output stage 10 is coupled to the pulse width modulation controller 14, the current sensing unit 11 and the output inductor L respectively; one end of the current sensing unit 11 is coupled to The output stage 10 is coupled to the compensation signal processing unit 13; the error amplifier 12 is coupled to the compensation signal processing unit 13, the reference voltage V REF , and the voltage division between the first voltage dividing resistor R1 and the second voltage dividing resistor R2. The node N2; the compensation signal processing unit 13 is coupled to the error amplifier 12, the current sensing unit 11, and the pulse width modulation controller 14, respectively; the pulse width modulation controller 14 is coupled to the compensation signal processing unit 13 and the output stage 10, respectively; One end of the unit 15 is coupled between the error amplifier 12 and the compensation signal processing unit 13 and the other end is coupled to the ground. The output inductor L is coupled between the output stage 10 and the output node N1.

此外,彼此串接之輸出電阻R0及輸出電容C0耦接於輸出電感L與負載LD之間以及接地端;彼此串接之第一分壓電阻R1與第二分壓電阻R2耦接於輸出電感L與負載LD之間以及接地端。如圖1所示,由於第一分壓電阻R1與第二分壓電阻R2之間的分壓節點N2之回饋電壓VFB 為輸出電壓VOUT 經第一分壓電阻R1與第二分壓電阻R2分壓而得之分壓電壓,故回饋電壓VFB 與輸出電壓VOUT 有關。In addition, the output resistor R0 and the output capacitor C0 connected in series are coupled between the output inductor L and the load LD and the ground end; the first voltage dividing resistor R1 and the second voltage dividing resistor R2 connected in series are coupled to the output inductor. L and load LD and ground. As shown in FIG. 1, the feedback voltage V FB of the voltage dividing node N2 between the first voltage dividing resistor R1 and the second voltage dividing resistor R2 is the output voltage V OUT through the first voltage dividing resistor R1 and the second voltage dividing resistor. The divided voltage is obtained by dividing R2, so the feedback voltage V FB is related to the output voltage V OUT .

輸出級10包括第一開關M1、第二開關M2、驅動器DR及節點N3。第一開關M1耦接至輸入節點N0;第二開關M2耦接於第一開關M1與接地端之間;驅動器DR分別耦接脈寬調變控制器14、第一開關M1及第二開關M2。驅動器DR用以接收具有固定導通時間之脈寬調變訊號PWM,並據以控制第一開關M1及第二開關M2之開啟或關閉。節點N3設置於第一開關M1及第二開關M2之間。輸出電感L耦接節點N3並且輸出級10之節點N3所輸出之輸出電流IOUT 流經輸出電感L。The output stage 10 includes a first switch M1, a second switch M2, a driver DR, and a node N3. The first switch M1 is coupled to the input node N0; the second switch M2 is coupled between the first switch M1 and the ground; the driver DR is coupled to the pulse width modulation controller 14, the first switch M1, and the second switch M2, respectively. . The driver DR is configured to receive the pulse width modulation signal PWM having a fixed on-time, and accordingly control the opening or closing of the first switch M1 and the second switch M2. The node N3 is disposed between the first switch M1 and the second switch M2. The output inductor L is coupled to the node N3 and the output current I OUT outputted by the node N3 of the output stage 10 flows through the output inductor L.

電流感測單元11感測輸出級10之節點N3所輸出之輸出電流IOUT ,並根據輸出電流IOUT 產生隨輸出電流IOUT 變化之補償電流訊號ICOMP 至補償訊號處理單元13。The output of current sensing means 11 sensing the output stage 10 of the node N3 sensing the output current I OUT, and generates a compensation current signal with the change of the output current I I COMP OUT compensation signal to the processing unit 13 according to the output current I OUT.

誤差放大器12具有正輸入端+、負輸入端-及輸出端K。誤差放大器12透過正輸入端+接收參考電壓VREF 。誤差放大器12透過負輸入端-從第一分壓電阻R1與第二分壓電阻R2之間的分壓節點N2接收到與輸出電壓VOUT 有關之回饋電壓VFB 。誤差放大器12將參考電壓VREF 與回饋電壓VFB 相減後產生誤差訊號SERR ,並透過輸出端K輸出誤差訊號SERRThe error amplifier 12 has a positive input terminal +, a negative input terminal - and an output terminal K. The error amplifier 12 receives the reference voltage V REF through the positive input terminal +. The error amplifier 12 transmits a feedback voltage V FB related to the output voltage V OUT from the voltage dividing node N2 between the first voltage dividing resistor R1 and the second voltage dividing resistor R2 through the negative input terminal. The error amplifier 12 with a reference voltage V REF to generate the feedback voltage V FB error signal S ERR after subtraction, and outputs an error signal S ERR K through the output terminal.

需說明的是,由於回饋電壓VFB 輸入至誤差放大器12的負輸入端-,而不是正輸入端+,因此,誤差訊號SERR 為回饋電壓VFB 之反向放大訊號。也就是說,若誤差訊號SERR 變小,即等於加大回饋電壓VFBIt should be noted that since the feedback voltage V FB is input to the negative input terminal of the error amplifier 12 instead of the positive input terminal +, the error signal S ERR is the reverse amplification signal of the feedback voltage V FB . That is to say, if the error signal S ERR becomes smaller, it is equal to the increase of the feedback voltage V FB .

此外,耦接至誤差放大器12之輸出端K的補償單元15用以對誤差放大器12之輸出端K所輸出之誤差訊號SERR 進行補償。於此實施例中,補償單元15包括補償電阻RCOMP 及補償電容CCOMP 。補償電阻RCOMP 耦接至誤差放大器12與補償訊號處理單元13之間;補償電容CCOMP 耦接於補償電阻RCOMP 與接地端之間。In addition, the compensation unit 15 coupled to the output terminal K of the error amplifier 12 is used to compensate the error signal S ERR outputted by the output terminal K of the error amplifier 12 . In this embodiment, the compensation unit 15 includes a compensation resistor R COMP and a compensation capacitor C COMP . The compensation resistor R COMP is coupled between the error amplifier 12 and the compensation signal processing unit 13; the compensation capacitor C COMP is coupled between the compensation resistor R COMP and the ground.

補償訊號處理單元13分別從誤差放大器12接收到誤差訊號SERR 及從電流感測單元11接收到補償電流訊號ICOMP ,並根據誤差訊號SERR 及補償電流訊號ICOMP 產生補償控制訊號SNCOMP 。由於補償電流訊號ICOMP 隨著輸出電流IOUT 變化,因此,根據補償電流訊號ICOMP 所產生之補償控制訊號SNCOMP 亦會隨著輸出電流IOUT 變化。接著,補償訊號處理單元13將隨輸出電流IOUT 變化之補償控制訊號SNCOMP 輸出至脈寬調變控制器14。The compensation signal processing unit 13 receives the error signal S ERR from the error amplifier 12 and the compensation current signal I COMP from the current sensing unit 11, and generates a compensation control signal S NCOMP according to the error signal S ERR and the compensation current signal I COMP . Since the compensation current signal I COMP varies with the output current I OUT , the compensation control signal S NCOMP generated according to the compensation current signal I COMP also changes with the output current I OUT . Next, the compensation signal processing unit 13 outputs the compensation control signal S NCOMP that varies with the output current I OUT to the pulse width modulation controller 14.

脈寬調變控制器14包括三角波產生器140、比較器142及脈寬調變產生器144。三角波產生器140用以產生三角波訊號SRAMP 。比較器142之正輸入端+耦接補償訊號處理單元13,其負輸入端-耦接三角波產生器140,並且其輸出端J耦接脈寬調變產生器144。The pulse width modulation controller 14 includes a triangular wave generator 140, a comparator 142, and a pulse width modulation generator 144. The triangular wave generator 140 is used to generate a triangular wave signal S RAMP . The positive input terminal of the comparator 142 is coupled to the compensation signal processing unit 13, the negative input terminal thereof is coupled to the triangular wave generator 140, and the output terminal J thereof is coupled to the pulse width modulation generator 144.

比較器142透過正輸入端+從補償訊號處理單元13接收隨輸出電流IOUT 變化之補償控制訊號SNCOMP 以及透過負輸入端-從三角波產生器140接收三角波訊號SRAMP ,並且根據補償控制訊號SNCOMP 及三角波訊號SRAMP 之間的比較結果產生觸發訊號STR 。接著,比較器142透過輸出端J將觸發訊號STR 輸出至脈寬調變產生器144。The comparator 142 receives the compensation control signal S NCOMP as a function of the output current I OUT and the triangular input signal S RAMP from the triangular wave generator 140 through the positive input terminal + from the compensation signal processing unit 13 and receives the triangular wave signal S RAMP from the triangular wave generator 140, and according to the compensation control signal S The comparison between the NCOMP and the triangular wave signal S RAMP produces a trigger signal S TR . Next, the comparator 142 outputs the trigger signal S TR to the pulse width modulation generator 144 through the output terminal J.

脈寬調變產生器144耦接比較器142以及輸出級10之驅動器DR,用以從比較器142接收觸發訊號STR 並提供具有固定導通時間之脈寬調變訊號PWM至輸出級10之驅動器DR,致使驅動器DR根據具有固定導通時間之脈寬調變訊號PWM控制第一開關M1及第二開關M2之開啟或關閉。The pulse width modulation generator 144 is coupled to the comparator 142 and the driver DR of the output stage 10 for receiving the trigger signal S TR from the comparator 142 and providing a pulse width modulation signal PWM with a fixed on time to the driver of the output stage 10. The DR causes the driver DR to control the opening or closing of the first switch M1 and the second switch M2 according to the pulse width modulation signal PWM having a fixed on-time.

於實際應用中,本創作之直流對直流轉換器1中的補償訊號處理單元13可根據實際需求而具有不同型式的電路架構。In practical applications, the compensation signal processing unit 13 of the DC-to-DC converter 1 of the present invention can have different types of circuit architectures according to actual needs.

請參照圖2,圖2繪示直流對直流轉換器1中之補償訊號處理單元13的電路架構之一種實施例。如圖2所示,補償訊號處理單元13包括第一電流源131、第二電流源132及電阻R3。電阻R3與補償單元15的補償電阻RCOMP 彼此並聯。第二電流源132耦接至接地端。電阻R3耦接於第一電流源131與第二電流源132之間。第一電流源131及第二電 流源132均分別受控於電流感測單元11所產生之隨輸出電流IOUT 變化的補償電流訊號ICOMPReferring to FIG. 2, FIG. 2 illustrates an embodiment of a circuit architecture of the compensation signal processing unit 13 in the DC-to-DC converter 1. As shown in FIG. 2, the compensation signal processing unit 13 includes a first current source 131, a second current source 132, and a resistor R3. The resistor R3 and the compensation resistor R COMP of the compensation unit 15 are connected in parallel with each other. The second current source 132 is coupled to the ground. The resistor R3 is coupled between the first current source 131 and the second current source 132. The first current source 131 and the second current source 132 are respectively controlled by the compensation current signal I COMP generated by the current sensing unit 11 as a function of the output current I OUT .

誤差放大器12之輸出端K耦接至第一電流源131與電阻R3之間,並且誤差放大器12之輸出端K輸出誤差訊號SERR 至第一電流源131與電阻R3之間。比較器142之正輸入端+耦接至電阻R3與第二電流源132之間,並且比較器142之正輸入端+從電阻R3與第二電流源132之間接收補償控制訊號SNCOMPThe output terminal K of the error amplifier 12 is coupled between the first current source 131 and the resistor R3, and the output terminal K of the error amplifier 12 outputs the error signal S ERR to between the first current source 131 and the resistor R3. The positive input terminal + of the comparator 142 is coupled between the resistor R3 and the second current source 132, and the positive input terminal of the comparator 142 receives the compensation control signal S NCOMP from the resistor R3 and the second current source 132.

也就是說,在此實施例中,透過設置與補償單元15的補償電阻RCOMP 彼此並聯之電阻R3,並且將電流感測單元11所產生之隨輸出電流IOUT 變化的補償電流訊號ICOMP 以由上往下方式進行灌電流及抽電流之動作,使得電流訊號經過電阻R3後可產生一個隨輸出電流IOUT 變化之補償控制訊號SNCOMP ,並透過比較器142之正輸入端+輸入至比較器142,以與三角波訊號SRAMP 進行比較。此一動作將不會影響到原先誤差放大器12輸出的電流,故可保有原先補償的特性。That is, in this embodiment, the resistor R3 that is connected in parallel with the compensation resistor R COMP of the compensation unit 15 is connected, and the compensation current signal I COMP generated by the current sensing unit 11 that varies with the output current I OUT is The current sinking and current drawing operations are performed from the top to the bottom, so that the current signal passes through the resistor R3 to generate a compensation control signal S NCOMP which varies with the output current I OUT and is input to the comparator through the positive input terminal of the comparator 142. The 142 is compared with the triangular wave signal S RAMP . This action will not affect the current output from the original error amplifier 12, so the original compensation characteristics can be preserved.

請參照圖3,圖3繪示直流對直流轉換器1中之補償訊號處理單元13的電路架構之另一種實施例。如圖3所示,補償訊號處理單元13包括電阻R4、開關M3及電流源133。開關M3分別耦接誤差放大器12、工作電壓Vdd 及電阻R4。電流源133分別耦接電阻R4、接地端及電流感測單元11。電流源133受控於電流感測單元11所產生之隨輸出電流IOUT 變化的補償電流訊號ICOMP 。誤差放大器12之輸出端K耦接至開關M3的閘極。比較器142之正輸入端+耦接至電阻R4與電流源133之間,並從電阻R4與電流源133之間接收補償控制訊號SNCOMPReferring to FIG. 3, FIG. 3 illustrates another embodiment of the circuit architecture of the compensation signal processing unit 13 in the DC-to-DC converter 1. As shown in FIG. 3, the compensation signal processing unit 13 includes a resistor R4, a switch M3, and a current source 133. The switch M3 is coupled to the error amplifier 12, the operating voltage V dd and the resistor R4, respectively. The current source 133 is coupled to the resistor R4, the ground terminal, and the current sensing unit 11, respectively. The current source 133 is controlled by the compensation current signal I COMP generated by the current sensing unit 11 as a function of the output current I OUT . The output K of the error amplifier 12 is coupled to the gate of the switch M3. The positive input terminal + of the comparator 142 is coupled between the resistor R4 and the current source 133, and receives the compensation control signal S NCOMP from the resistor R4 and the current source 133.

也就是說,在此實施例中,電流感測單元11所產生之隨輸出電流IOUT 變化的補償電流訊號ICOMP 經過源極隨耦器及電阻R4後,可產生一個隨輸出電流IOUT 變化之補償控制訊號SNCOMP ,並透過比較器142之正輸入端+輸入至比較器142,以與三角波訊號SRAMP 進行比較。由於電流訊號由源極隨耦器提供,與原先的補償單元15獨立,故不會影響到原先誤差放大器12輸出的電流,可保有原先補償的特性。That is to say, in this embodiment, the compensation current signal I COMP generated by the current sensing unit 11 as a function of the output current I OUT passes through the source follower and the resistor R4, and can generate a change with the output current I OUT . The compensation control signal S NCOMP is input to the comparator 142 through the positive input terminal + of the comparator 142 for comparison with the triangular wave signal S RAMP . Since the current signal is provided by the source follower, it is independent of the original compensation unit 15, so the current output from the original error amplifier 12 is not affected, and the original compensation characteristic can be retained.

需說明的是,圖2及圖3僅分別繪示補償訊號處理單元13的電路架構之兩種可能實施例,實際上,只要能夠將電流感測單元11所產生之隨輸出電流IOUT 變化的補償電流訊號ICOMP 經由電流產生一個隨輸出電流IOUT 變化之補償控制訊號SNCOMP 作為比較器142之輸入,即可滿足本創作之直流對直流轉換器1中的補償訊號處理單元13之要求,故不以上述實施例為限。It should be noted that FIG. 2 and FIG. 3 only show two possible embodiments of the circuit architecture of the compensation signal processing unit 13, respectively, in fact, as long as the output current I OUT generated by the current sensing unit 11 can be changed. The compensation current signal I COMP generates a compensation control signal S NCOMP which changes with the output current I OUT via the current as an input of the comparator 142, so as to meet the requirements of the compensation signal processing unit 13 in the DC-to-DC converter 1 of the present invention . Therefore, it is not limited to the above embodiment.

請參照圖4,圖4繪示圖1中之直流對直流轉換器1中的一種訊號波形圖。如圖4所示,直流對直流轉換器1透過比較器142對於隨輸出電流IOUT 變化之補償控制訊號SNCOMP 以及三角波訊號SRAMP 進行比較,並根據比較結果調整脈寬調變產生器144所產生之脈寬調變訊號PWM的工作週期(duty cycle)。於時間t1時,補償控制訊號SNCOMP 與三角波訊號SRAMP 之間的夾角θ夠大而能避免雜訊干擾,故可有效提升其訊號-雜訊比(Signal-to-Noise Ratio,SNR)。Please refer to FIG. 4. FIG. 4 is a diagram showing a waveform of a signal in the DC-DC converter 1 of FIG. As shown in FIG. 4, the DC-DC converter 1 compares the compensation control signal S NCOMP and the triangular wave signal S RAMP which are varied with the output current I OUT through the comparator 142, and adjusts the pulse width modulation generator 144 according to the comparison result. The duty cycle of the pulse width modulated signal PWM is generated. At time t1, the angle θ between the compensation control signal S NCOMP and the triangular wave signal S RAMP is large enough to avoid noise interference, so that the signal-to-noise ratio (SNR) can be effectively improved.

請參照圖5,圖5繪示圖1中之直流對直流轉換器1中的另一種訊號波形圖。由圖1及圖5可知,圖5中之週期TH 代表圖1中之負載LD具有較高的負載量,而圖5中之週期TL 則代表圖1中之負載LD具有較低的負載量。於時間 t2時,負載LD會從較低的負載量變成較高的負載量;於時間t3時,負載LD會從較高的負載量變成較低的負載量。當負載LD的負載量改變時,比較器142即會對於隨輸出電流IOUT 變化之補償控制訊號SNCOMP 以及三角波訊號SRAMP 進行比較,並根據比較結果調整其輸出觸發訊號STR 至脈寬調變產生器144的時間點。因此,本創作之直流對直流轉換器1可立即根據負載LD的負載量相對應提供適合的輸出電壓VOUT ,故可提高系統的穩定度。Please refer to FIG. 5. FIG. 5 is a diagram showing another signal waveform in the DC-DC converter 1 of FIG. As can be seen from FIG. 1 and FIG. 5, the period T H in FIG. 5 represents that the load LD in FIG. 1 has a higher load amount, and the period T L in FIG. 5 represents that the load LD in FIG. 1 has a lower load. the amount. At time t2, the load LD will change from a lower load to a higher load; at time t3, the load LD will change from a higher load to a lower load. When the load of the load LD changes, the comparator 142 compares the compensation control signal S NCOMP and the triangular wave signal S RAMP which vary with the output current I OUT , and adjusts the output trigger signal S TR to the pulse width adjustment according to the comparison result. The point in time at which the generator 144 is changed. Therefore, the DC-to-DC converter 1 of the present invention can immediately provide a suitable output voltage V OUT according to the load amount of the load LD, thereby improving the stability of the system.

相較於先前技術,本創作所揭露之直流對直流轉換器透過其電流感測單元根據輸出級輸出至電感之輸出電流產生隨輸出電流變化之補償電流訊號至誤差放大器之輸出端。由於誤差訊號為回饋電壓之反向放大訊號,使其在系統上等效放大輸出電壓漣波,藉以改善位於負載電容上方之等效電阻過小時所造成輸出漣波過小以及輸出漣波與電感電流不同相位之現象,使得系統能穩定地輸出電壓而不會產生震盪,故能有效地提升系統的穩定度。Compared with the prior art, the DC-to-DC converter disclosed in the present invention generates a compensation current signal that varies with the output current according to the output current of the output stage to the inductor through its current sensing unit to the output of the error amplifier. Since the error signal is the reverse amplification signal of the feedback voltage, it is equivalent to amplifying the output voltage chopping on the system, thereby improving the output chopping too small and the output chopping and inductor current caused by the equivalent resistance above the load capacitance being too small. The phenomenon of different phases enables the system to stably output voltage without oscillating, so it can effectively improve the stability of the system.

藉由以上較佳具體實施例之詳述,希望能更加清楚描述本創作之特徵與精神,而並非以上述所揭露的較佳具體實施例來對本創作之範疇加以限制。相反地,其目的是希望能涵蓋各種改變及具相等性的安排於本創作所欲申請之專利範圍的範疇內。The features and spirit of the present invention are more clearly described in the above detailed description of the preferred embodiments, and are not intended to limit the scope of the present invention. On the contrary, it is intended to cover all kinds of changes and equivalences within the scope of the patent application to which the present invention is intended.

1‧‧‧直流對直流轉換器1‧‧‧DC to DC converter

10‧‧‧輸出級10‧‧‧Output level

11‧‧‧電流感測單元11‧‧‧ Current sensing unit

12‧‧‧誤差放大器12‧‧‧Error amplifier

13‧‧‧補償訊號處理單元13‧‧‧Compensation signal processing unit

14‧‧‧脈寬調變控制器14‧‧‧ Pulse width modulation controller

15‧‧‧補償單元15‧‧‧Compensation unit

N0‧‧‧輸入節點N0‧‧‧ input node

N1‧‧‧輸出節點N1‧‧‧ output node

L‧‧‧輸出電感L‧‧‧Output inductor

VIN ‧‧‧輸入電壓V IN ‧‧‧ input voltage

VOUT ‧‧‧輸出電壓V OUT ‧‧‧ output voltage

LD‧‧‧負載LD‧‧‧ load

VREF ‧‧‧參考電壓V REF ‧‧‧reference voltage

R1‧‧‧第一分壓電阻R1‧‧‧ first voltage divider resistor

R2‧‧‧第二分壓電阻R2‧‧‧Second voltage divider resistor

N2‧‧‧分壓節點N2‧‧‧ partial pressure node

R0‧‧‧輸出電阻R0‧‧‧ output resistance

C0‧‧‧輸出電容C0‧‧‧ output capacitor

VFB ‧‧‧回饋電壓V FB ‧‧‧ feedback voltage

M1‧‧‧第一開關M1‧‧‧ first switch

M2‧‧‧第二開關M2‧‧‧ second switch

DR‧‧‧驅動器DR‧‧‧ drive

N3‧‧‧節點N3‧‧‧ node

PWM‧‧‧脈寬調變訊號PWM‧‧‧ pulse width modulation signal

IOUT ‧‧‧輸出電流I OUT ‧‧‧Output current

ICOMP ‧‧‧補償電流訊號I COMP ‧‧‧Compensated current signal

+‧‧‧正輸入端+‧‧‧正Input

-‧‧‧負輸入端-‧‧‧negative input

J、K‧‧‧輸出端J, K‧‧‧ output

SERR ‧‧‧誤差訊號S ERR ‧‧‧Error signal

RCOMP ‧‧‧補償電阻R COMP ‧‧‧compensation resistor

CCOMP ‧‧‧補償電容C COMP ‧‧‧compensating capacitor

SNCOMP ‧‧‧補償控制訊號S NCOMP ‧‧‧Compensation Control Signal

140‧‧‧三角波產生器140‧‧‧ Triangle Wave Generator

142‧‧‧比較器142‧‧‧ Comparator

144‧‧‧脈寬調變產生器144‧‧‧ Pulse width modulation generator

SRAMP ‧‧‧三角波訊號S RAMP ‧‧‧ triangle wave signal

STR ‧‧‧觸發訊號S TR ‧‧‧trigger signal

131‧‧‧第一電流源131‧‧‧First current source

132‧‧‧第二電流源132‧‧‧second current source

R3、R4‧‧‧電阻R3, R4‧‧‧ resistance

M3‧‧‧開關M3‧‧‧ switch

133‧‧‧電流源133‧‧‧current source

Vdd ‧‧‧工作電壓V dd ‧‧‧ working voltage

TH 、TL ‧‧‧週期T H , T L ‧‧ cycle

θ‧‧‧補償控制訊號與三角波訊號之間的夾角θ‧‧‧An angle between the compensation control signal and the triangular wave signal

圖1繪示根據本創作之一較佳具體實施例之直流對直流轉換器的電路示意圖。1 is a circuit diagram of a DC-to-DC converter according to a preferred embodiment of the present invention.

圖2繪示直流對直流轉換器中之補償訊號處理單元的電路架構之一種實施例。2 illustrates an embodiment of a circuit architecture of a compensation signal processing unit in a DC to DC converter.

圖3繪示直流對直流轉換器中之補償訊號處理單元的電路架構之另一種實施例。FIG. 3 illustrates another embodiment of a circuit architecture of a compensation signal processing unit in a DC to DC converter.

圖4繪示圖1中之直流對直流轉換器中的一種訊號波形圖。FIG. 4 is a diagram showing a waveform of a signal in the DC-to-DC converter of FIG. 1.

圖5繪示圖1中之直流對直流轉換器中的另一種訊號波形圖。FIG. 5 is a diagram showing another signal waveform in the DC-to-DC converter of FIG. 1.

1‧‧‧直流對直流轉換器1‧‧‧DC to DC converter

10‧‧‧輸出級10‧‧‧Output level

11‧‧‧電流感測單元11‧‧‧ Current sensing unit

12‧‧‧誤差放大器12‧‧‧Error amplifier

13‧‧‧補償訊號處理單元13‧‧‧Compensation signal processing unit

14‧‧‧脈寬調變控制器14‧‧‧ Pulse width modulation controller

15‧‧‧補償單元15‧‧‧Compensation unit

N0‧‧‧輸入節點N0‧‧‧ input node

N1‧‧‧輸出節點N1‧‧‧ output node

L‧‧‧輸出電感L‧‧‧Output inductor

VIN ‧‧‧輸入電壓V IN ‧‧‧ input voltage

VOUT ‧‧‧輸出電壓V OUT ‧‧‧ output voltage

LD‧‧‧負載LD‧‧‧ load

VREF ‧‧‧參考電壓V REF ‧‧‧reference voltage

R1‧‧‧第一分壓電阻R1‧‧‧ first voltage divider resistor

R2‧‧‧第二分壓電阻R2‧‧‧Second voltage divider resistor

N2‧‧‧分壓節點N2‧‧‧ partial pressure node

R0‧‧‧輸出電阻R0‧‧‧ output resistance

C0‧‧‧輸出電容C0‧‧‧ output capacitor

VFB ‧‧‧回饋電壓V FB ‧‧‧ feedback voltage

M1‧‧‧第一開關M1‧‧‧ first switch

M2‧‧‧第二開關M2‧‧‧ second switch

DR‧‧‧驅動器DR‧‧‧ drive

N3‧‧‧節點N3‧‧‧ node

PWM‧‧‧脈寬調變訊號PWM‧‧‧ pulse width modulation signal

IOUT ‧‧‧輸出電流I OUT ‧‧‧Output current

ICOMP ‧‧‧補償電流訊號I COMP ‧‧‧Compensated current signal

+‧‧‧正輸入端+‧‧‧正Input

-‧‧‧負輸入端-‧‧‧negative input

J、K‧‧‧輸出端J, K‧‧‧ output

SERR ‧‧‧誤差訊號S ERR ‧‧‧Error signal

RCOMP ‧‧‧補償電阻R COMP ‧‧‧compensation resistor

CCOMP ‧‧‧補償電容C COMP ‧‧‧compensating capacitor

SNCOMP ‧‧‧補償控制訊號S NCOMP ‧‧‧Compensation Control Signal

140‧‧‧三角波產生器140‧‧‧ Triangle Wave Generator

142‧‧‧比較器142‧‧‧ Comparator

144‧‧‧脈寬調變產生器144‧‧‧ Pulse width modulation generator

SRAMP ‧‧‧三角波訊號S RAMP ‧‧‧ triangle wave signal

STR ‧‧‧觸發訊號S TR ‧‧‧trigger signal

Claims (6)

一種直流對直流轉換器,包括:一輸出級,用以提供一輸出電流;一電流感測單元,根據該輸出電流產生隨該輸出電流變化之一補償電流訊號;一誤差放大器,用以接收一參考電壓與一回饋電壓並提供一誤差訊號,其中該回饋電壓與該直流對直流轉換器之一輸出電壓有關;一補償訊號處理單元,耦接該電流感測單元及該誤差放大器,並接收該誤差訊號及該補償電流訊號,以提供隨該輸出電流變化之一補償控制訊號;以及一脈寬調變控制器,耦接該補償訊號處理單元,且接收該補償控制訊號及一三角波訊號,以提供一脈寬調變訊號至該輸出級。A DC-to-DC converter includes: an output stage for providing an output current; a current sensing unit for generating a current signal according to the output current to compensate for a current signal; and an error amplifier for receiving a The reference voltage and a feedback voltage provide an error signal, wherein the feedback voltage is related to an output voltage of the DC-to-DC converter; a compensation signal processing unit coupled to the current sensing unit and the error amplifier, and receiving the An error signal and the compensation current signal for providing a compensation control signal with the output current change; and a pulse width modulation controller coupled to the compensation signal processing unit and receiving the compensation control signal and a triangular wave signal to A pulse width modulation signal is provided to the output stage. 如申請專利範圍第1項所述之直流對直流轉換器,其中該脈寬調變訊號具有一固定導通時間。The DC-to-DC converter of claim 1, wherein the pulse width modulation signal has a fixed on-time. 如申請專利範圍第1項所述之直流對直流轉換器,更包括:一補償單元,用以對該誤差放大器所輸出之該誤差訊號進行補償,該補償單元包括:一補償電阻,耦接至該誤差放大器與該補償訊號處理單元之間;以及一補償電容,耦接於該補償電阻與接地端之間。The DC-to-DC converter of claim 1, further comprising: a compensation unit for compensating the error signal output by the error amplifier, the compensation unit comprising: a compensation resistor coupled to Between the error amplifier and the compensation signal processing unit; and a compensation capacitor coupled between the compensation resistor and the ground. 如申請專利範圍第1項所述之直流對直流轉換器,其中該脈寬調變控制器包括:一三角波產生器,用以產生該三角波訊號;一比較器,耦接該補償訊號處理單元及該三角波產生器,且接收該補償控制訊號及該三角波訊號,以提供一觸發訊號;以及一脈寬調變產生器,耦接該比較器及該輸出級,且接收該觸發訊號。 The DC-to-DC converter of claim 1, wherein the pulse width modulation controller comprises: a triangular wave generator for generating the triangular wave signal; a comparator coupled to the compensation signal processing unit and The triangular wave generator receives the compensation control signal and the triangular wave signal to provide a trigger signal; and a pulse width modulation generator coupled to the comparator and the output stage and receives the trigger signal. 如申請專利範圍第4項所述之直流對直流轉換器,其中該補償訊號處理單元包括:一第一電流源,受控於該電流感測單元;一第二電流源,耦接接地端,該第二電流源受控於該電流感測單元;以及一電阻,耦接於第一電流源與該第二電流源之間;其中,該誤差放大器耦接至該第一電流源與該電阻之間,該比較器耦接至該電阻與該第二電流源之間。 The DC-to-DC converter of claim 4, wherein the compensation signal processing unit comprises: a first current source controlled by the current sensing unit; and a second current source coupled to the ground. The second current source is controlled by the current sensing unit; and a resistor coupled between the first current source and the second current source; wherein the error amplifier is coupled to the first current source and the resistor The comparator is coupled between the resistor and the second current source. 如申請專利範圍第4項所述之直流對直流轉換器,其中該補償訊號處理單元包括:一電阻;一開關,耦接該誤差放大器、一工作電壓及該電阻;以及一電流源,耦接該電阻、接地端及該電流感測單元,該電流源受控於該電流感測單元;其中,該比較器耦接至該電阻與該電流源之間。 The DC-to-DC converter of claim 4, wherein the compensation signal processing unit comprises: a resistor; a switch coupled to the error amplifier, an operating voltage and the resistor; and a current source coupled The current source and the current sensing unit are controlled by the current sensing unit; wherein the comparator is coupled between the resistor and the current source.
TW101222291U 2012-11-16 2012-11-16 DC-DC converter TWM454670U (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101222291U TWM454670U (en) 2012-11-16 2012-11-16 DC-DC converter
CN201320343658.3U CN203504410U (en) 2012-11-16 2013-06-17 DC-DC converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101222291U TWM454670U (en) 2012-11-16 2012-11-16 DC-DC converter

Publications (1)

Publication Number Publication Date
TWM454670U true TWM454670U (en) 2013-06-01

Family

ID=49030698

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101222291U TWM454670U (en) 2012-11-16 2012-11-16 DC-DC converter

Country Status (2)

Country Link
CN (1) CN203504410U (en)
TW (1) TWM454670U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104539154A (en) * 2014-12-08 2015-04-22 成都芯源系统有限公司 Switch converter and control circuit thereof
TWI670922B (en) * 2014-02-28 2019-09-01 日商半導體能源研究所股份有限公司 Dc-dc converter, semiconductor device, and electronic device
TWI687788B (en) * 2017-10-25 2020-03-11 南亞科技股份有限公司 electronic system

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105450022A (en) * 2016-01-15 2016-03-30 上海铄梵电子科技有限公司 Difference PWM modulator and current-mode DC-DC converter based on the modulator
TWI697185B (en) * 2019-02-25 2020-06-21 新唐科技股份有限公司 Voltage converting apparatus
CN112019045B (en) * 2019-05-29 2021-09-21 晶豪科技股份有限公司 Fixed open-time controller and buck converter device using the same

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI670922B (en) * 2014-02-28 2019-09-01 日商半導體能源研究所股份有限公司 Dc-dc converter, semiconductor device, and electronic device
CN104539154A (en) * 2014-12-08 2015-04-22 成都芯源系统有限公司 Switch converter and control circuit thereof
CN104539154B (en) * 2014-12-08 2017-05-17 成都芯源系统有限公司 Switch converter and control circuit thereof
TWI687788B (en) * 2017-10-25 2020-03-11 南亞科技股份有限公司 electronic system
US10627840B2 (en) 2017-10-25 2020-04-21 Nanya Technology Corporation Electronic system for adjusting operating voltage and method of manufacturing the same

Also Published As

Publication number Publication date
CN203504410U (en) 2014-03-26

Similar Documents

Publication Publication Date Title
TWI496387B (en) Switching regulator and control circuit and control method thereof
TWI429182B (en) Multi-phase dc-dc converter
TWI496401B (en) Current mode dc-dc converting device having fast transient response
US9154037B2 (en) Current-mode buck converter and electronic system using the same
TWI457740B (en) Current sensing apparatus and voltage converter apparatus
US9391511B2 (en) Fast response control circuit and control method thereof
US8358118B2 (en) Current mode boost converter with fixed PWM/PFM boundary
US11381167B2 (en) Power converter with slope compensation
US9768692B2 (en) Power supply device and information processing apparatus
US8253507B2 (en) Fixed-frequency control circuit and method for pulse width modulation
JP5853153B2 (en) Buck-boost converter
TWM454670U (en) DC-DC converter
TWI474146B (en) Apparatus, controller, system and method for generating pwm control signal
TW201304365A (en) A kind of switch control circuit and the method thereof
US9900938B2 (en) LED lighting circuit with ripple reducer
KR101332562B1 (en) Operation mode control decive of dc-dc converter
TWI625923B (en) Dc-dc converting circuit and multi-phase power controller thereof
JP6160188B2 (en) Switching regulator
US9081403B1 (en) Optimal compensating ramp generator for fixed frequency current mode DC-DC converters
TWI399037B (en) Ramp generator capable of stabilizing modulator gain, power converting system, and method thereof
JP5225333B2 (en) Switching power supply circuit
JP2010063290A (en) Power supply control circuit
US11451146B2 (en) DC-DC converter
JP2008167578A (en) Power supply unit
US8779737B2 (en) Voltage converting circuit and method

Legal Events

Date Code Title Description
MK4K Expiration of patent term of a granted utility model