TWI799542B - 電子設備及使用dram之方法 - Google Patents

電子設備及使用dram之方法 Download PDF

Info

Publication number
TWI799542B
TWI799542B TW108109166A TW108109166A TWI799542B TW I799542 B TWI799542 B TW I799542B TW 108109166 A TW108109166 A TW 108109166A TW 108109166 A TW108109166 A TW 108109166A TW I799542 B TWI799542 B TW I799542B
Authority
TW
Taiwan
Prior art keywords
dram
electronic apparatus
electronic
Prior art date
Application number
TW108109166A
Other languages
English (en)
Other versions
TW201944257A (zh
Inventor
艾瑞克 麥圖利克
派翠克 飛利浦
馬克 莫尼爾
Original Assignee
美商微晶片科技公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商微晶片科技公司 filed Critical 美商微晶片科技公司
Publication of TW201944257A publication Critical patent/TW201944257A/zh
Application granted granted Critical
Publication of TWI799542B publication Critical patent/TWI799542B/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659Command handling arrangements, e.g. command buffers, queues, command scheduling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604Improving or facilitating administration, e.g. storage management
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1041Resource optimization

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Dram (AREA)
TW108109166A 2018-04-23 2019-03-18 電子設備及使用dram之方法 TWI799542B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/959,764 US10620881B2 (en) 2018-04-23 2018-04-23 Access to DRAM through a reuse of pins
US15/959,764 2018-04-23

Publications (2)

Publication Number Publication Date
TW201944257A TW201944257A (zh) 2019-11-16
TWI799542B true TWI799542B (zh) 2023-04-21

Family

ID=66530444

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108109166A TWI799542B (zh) 2018-04-23 2019-03-18 電子設備及使用dram之方法

Country Status (5)

Country Link
US (1) US10620881B2 (zh)
CN (1) CN112005226A (zh)
DE (1) DE112019002100T5 (zh)
TW (1) TWI799542B (zh)
WO (1) WO2019209678A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI692759B (zh) * 2019-05-15 2020-05-01 瑞昱半導體股份有限公司 同時存取第一動態隨機存取記憶體與第二動態隨機存取記憶體的方法及相關的記憶體控制器
US10998076B1 (en) * 2019-11-01 2021-05-04 Realtek Semiconductor Corporation Signal calibration method used in memory apparatus
JP2022154323A (ja) 2021-03-30 2022-10-13 キオクシア株式会社 半導体記憶装置
WO2022241731A1 (zh) * 2021-05-20 2022-11-24 华为技术有限公司 存储器芯片及其控制方法
CN114153402B (zh) * 2022-02-09 2022-05-03 阿里云计算有限公司 存储器及其数据读写方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6598148B1 (en) * 1989-08-03 2003-07-22 Patriot Scientific Corporation High performance microprocessor having variable speed system clock
US6859399B1 (en) * 2000-05-17 2005-02-22 Marvell International, Ltd. Memory architecture and system and multiport interface protocol
TW200910371A (en) * 2007-04-25 2009-03-01 Micron Technology Inc NAND interface
TW201101327A (en) * 2009-06-25 2011-01-01 Mediatek Inc Flash memory device, memory device and a method for controlling a flash memory device
US20130111122A1 (en) * 2011-10-31 2013-05-02 Futurewei Technologies, Inc. Method and apparatus for network table lookups

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004310547A (ja) * 2003-04-08 2004-11-04 Matsushita Electric Ind Co Ltd 情報処理装置、メモリ、情報処理方法及びプログラム
US20060294295A1 (en) * 2005-06-24 2006-12-28 Yukio Fukuzo DRAM chip device well-communicated with flash memory chip and multi-chip package comprising such a device
US20100325333A1 (en) 2008-10-14 2010-12-23 Texas Instruments Incorporated Method Allowing Processor with Fewer Pins to Use SDRAM
US8321649B2 (en) * 2011-03-18 2012-11-27 Freescale Semiconductor, Inc. Memory controller address and data pin multiplexing

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6598148B1 (en) * 1989-08-03 2003-07-22 Patriot Scientific Corporation High performance microprocessor having variable speed system clock
US6859399B1 (en) * 2000-05-17 2005-02-22 Marvell International, Ltd. Memory architecture and system and multiport interface protocol
TW200910371A (en) * 2007-04-25 2009-03-01 Micron Technology Inc NAND interface
TW201101327A (en) * 2009-06-25 2011-01-01 Mediatek Inc Flash memory device, memory device and a method for controlling a flash memory device
US20130111122A1 (en) * 2011-10-31 2013-05-02 Futurewei Technologies, Inc. Method and apparatus for network table lookups

Also Published As

Publication number Publication date
WO2019209678A1 (en) 2019-10-31
US20190324686A1 (en) 2019-10-24
DE112019002100T5 (de) 2021-01-14
US10620881B2 (en) 2020-04-14
TW201944257A (zh) 2019-11-16
CN112005226A (zh) 2020-11-27

Similar Documents

Publication Publication Date Title
EP3571802A4 (en) METHOD AND DEVICE FOR DESIGNING A NR-SS BURST SET
EP3677078A4 (en) METHOD AND DEVICE FOR CONFIGURATION OF A REFERENCE SIGNAL
EP3570275A4 (en) END OF SPEECH DETECTION METHOD, AND ELECTRONIC APPARATUS FOR IMPLEMENTING SAME
EP3545436A4 (en) ELECTRONIC APPARATUS AND ITS OPERATING METHOD
EP3905554A4 (en) TIME SYNCHRONIZATION METHOD AND ELECTRONIC DEVICE
TWI799542B (zh) 電子設備及使用dram之方法
EP3405943A4 (en) Method and apparatus for reducing myopiagenic effect of electronic displays
EP4020491A4 (en) FITNESS ASSISTED PROCEDURE AND ELECTRONIC DEVICE
EP3867735A4 (en) METHOD OF PERFORMING A FUNCTION OF AN ELECTRONIC DEVICE AND ELECTRONIC DEVICE THEREOF
EP3545710A4 (en) METHOD FOR INTERNET-THING COMMUNICATION AND ELECTRONIC DEVICE THEREFOR
EP3535567A4 (en) SOLID INSPECTION APPARATUS AND METHOD OF USE
EP3651404A4 (en) NON-COMPETITIVE RANDOM ACCESS METHOD AND DEVICE
EP3759263A4 (en) CATALYSIS DEVICE AND METHOD
EP3897821A4 (en) MICROCURRENT STIMULATION THERAPY DEVICE AND PROCEDURE
EP3780688A4 (en) APPARATUS AND METHOD FOR RESTRICTING ACCESS TO A TERMINAL DEVICE
EP3213593A4 (en) Electronic apparatus and method of setting network of audio device
EP3734943A4 (en) ELECTRONIC DEVICE AND METHOD OF CONTROLLING THE ELECTRONIC DEVICE
EP3545684A4 (en) ELECTRONIC APPARATUS AND METHOD OF OPERATION
EP3631160A4 (en) ELECTRONIC TIME DELAY DEVICE AND METHOD
EP3821800A4 (en) ELECTRONIC CLOTHING TYPE DEVICE AND METHOD OF MANUFACTURE THEREOF
EP3782359A4 (en) METHOD OF COMBINING CONTENT FROM MULTIPLE FRAMES AND ELECTRONIC DEVICE FOR THIS
EP3726846A4 (en) ELECTRONIC DEVICE AND METHOD OF CONTROLLING THE ELECTRONIC DEVICE
EP3685254A4 (en) ELECTRONIC APPARATUS AND ITS OPERATING PROCEDURE
EP3839077A4 (en) REFINING APPARATUS AND METHOD
EP4021266A4 (en) ELECTRONIC DEVICE AND CONTROL METHOD THEREOF