TWI697766B - Electronic device and reset method thereof - Google Patents
Electronic device and reset method thereof Download PDFInfo
- Publication number
- TWI697766B TWI697766B TW107144404A TW107144404A TWI697766B TW I697766 B TWI697766 B TW I697766B TW 107144404 A TW107144404 A TW 107144404A TW 107144404 A TW107144404 A TW 107144404A TW I697766 B TWI697766 B TW I697766B
- Authority
- TW
- Taiwan
- Prior art keywords
- reset
- control circuit
- electronic device
- electronic component
- trigger signal
- Prior art date
Links
Images
Abstract
Description
本發明是有關於一種電子裝置與電子裝置的重置方法。The invention relates to an electronic device and a reset method of the electronic device.
電子裝置的各種硬體元件在運作的期間,有可能因應各種情況而被重置。一般而言,各硬體元件的重置操作不盡相同,且重置各個硬體元件對電子裝置所產生的影響亦有所差別。若電子裝置無法確認已執行何種重置操作,則無法掌握電子裝置是否已完成應該被執行的硬體重置,進而無法有效的管理電子裝置以及進行系統除錯。Various hardware components of the electronic device may be reset in response to various situations during operation. Generally speaking, the reset operations of various hardware components are not the same, and the impact of resetting each hardware component on the electronic device is also different. If the electronic device cannot confirm which reset operation has been performed, it cannot know whether the electronic device has completed the hardware reset that should be performed, and thus cannot effectively manage the electronic device and perform system debugging.
有鑑於此,本發明提出一種電子裝置與電子裝置的重置方法。In view of this, the present invention provides an electronic device and a reset method of the electronic device.
本發明實施例提供一種電子裝置,包括第一電子元件、記憶體電路以及控制電路。第一電子元件用以發送第一觸發訊號。記憶體電路用以儲存重置對應資料與重置記錄資料。控制電路耦接第一電子元件與記憶體電路,且控制電路用以接收第一觸發訊號,藉以依據重置對應資料執行對應第一觸發訊號的重置操作。控制電路更用以將對應重置操作的資料寫入重置紀錄資料。An embodiment of the present invention provides an electronic device including a first electronic component, a memory circuit, and a control circuit. The first electronic component is used for sending the first trigger signal. The memory circuit is used to store reset corresponding data and reset record data. The control circuit is coupled to the first electronic component and the memory circuit, and the control circuit is used for receiving the first trigger signal, so as to perform a reset operation corresponding to the first trigger signal according to the reset corresponding data. The control circuit is further used for writing data corresponding to the reset operation into the reset record data.
本發明實施例提供一種電子裝置的重置方法,包括:透過電子裝置之第一電子元件發送第一觸發訊號;透過電子裝置之控制電路接收第一觸發訊號,並且依據重置對應資料執行對應第一觸發訊號的重置操作;以及透過控制電路將對應重置操作的資料寫入重置紀錄資料。An embodiment of the present invention provides a method for resetting an electronic device, including: sending a first trigger signal through a first electronic component of the electronic device; receiving the first trigger signal through a control circuit of the electronic device, and executing a corresponding first trigger signal according to the reset corresponding data A reset operation of the trigger signal; and the data corresponding to the reset operation is written into the reset record data through the control circuit.
基於本發明實施例所提供之電子裝置與電子裝置的重置方法,電子裝置可依據重置對應資料進行重置操作,並且將以執行的重置操作記錄至重置紀錄資料。因此,電子裝置的狀態可被準確地掌握。在電子裝置發生異常狀態時,電子裝置可依據重置對應資料正確的執行相對應的重置操作;且可透過重置紀錄資料確認已執行過的重置操作,進而避免重複執行相同的重置操作以及可基於電子裝置當前的情況判斷已執行過的重置操作是否有效。據此,透過本發明實施例所提供之,可有效地管理電子裝置以及進行電子裝置的除錯。Based on the electronic device and the method for resetting the electronic device provided by the embodiments of the present invention, the electronic device can perform a reset operation according to the reset corresponding data, and record the performed reset operation in the reset record data. Therefore, the state of the electronic device can be accurately grasped. When the electronic device has an abnormal state, the electronic device can correctly perform the corresponding reset operation according to the reset corresponding data; and the reset record data can be used to confirm the reset operation that has been performed, thereby avoiding repeating the same reset Operation and can judge whether the reset operation that has been performed is valid based on the current situation of the electronic device. Accordingly, through the provision of the embodiments of the present invention, electronic devices can be effectively managed and debugged.
圖1是依據本發明實施例之電子裝置100的示意圖。電子裝置100包括電子元件E1、控制電路C以及記憶體電路M。電子元件E1可發送觸發訊號至控制電路C。記憶體電路M可儲存重置對應資料以及重置紀錄資料。控制電路C可依據記憶體電路M之重置對應資料執行重置操作,亦可基於已執行的重置操作更新記憶體電路M之重置紀錄資料。FIG. 1 is a schematic diagram of an
在一些實施例中,當電子元件E1進入特定狀態時(例如溫度過高、電壓供應異常或產生錯誤訊息等等),電子元件E1會發送觸發訊號至控制電路C。繼之,控制電路C接收電子元件E1所發送之觸發訊號;讀取記憶體電路M所儲存之重置對應資料;以及依據重置對應資料執行對應觸發訊號的重置操作。當重置操作完成後,控制電路C將對應重置操作的資料寫入記憶體電路M之重置紀錄資料。In some embodiments, when the electronic component E1 enters a specific state (for example, the temperature is too high, the voltage supply is abnormal, or an error message is generated, etc.), the electronic component E1 sends a trigger signal to the control circuit C. Subsequently, the control circuit C receives the trigger signal sent by the electronic component E1; reads the reset corresponding data stored in the memory circuit M; and performs a reset operation corresponding to the trigger signal according to the reset corresponding data. When the reset operation is completed, the control circuit C writes the data corresponding to the reset operation into the reset record data of the memory circuit M.
舉例而言,以電子元件E1產生錯誤訊息為例,電子元件E1發送對應錯誤訊息的第一觸發訊號至控制電路C。控制電路C接收第一觸發訊號後,讀取記憶體電路M的重置對應資料,並且比對第一觸發訊號與重置對應資料。在此情況下,控制電路C依據重置對應資料確認對應第一觸發訊號的重置操作是重新啟動電子元件E1或是控制電子元件E1進行部分重置,即控制電子元件E1中的部分電路重置。進一步地,控制電路C依據第一觸發訊號與重置對應資料對電子元件E1進行重新啟動或部分重置,並且將對應重新啟動或部分重置之電子元件E1的資料(例如代表重新啟動電子元件E1的操作代碼、重新啟動電子元件E1所使用的參數設定或重新啟動電子元件E1的時間、代表重置電子元件E1中之部分電路的操作代碼、重置電子元件E1中之部分電路所使用的參數設定或重置電子元件E1中之部分電路的時間等等)寫入重置紀錄資料中。For example, taking the electronic component E1 generating an error message as an example, the electronic component E1 sends a first trigger signal corresponding to the error message to the control circuit C. After receiving the first trigger signal, the control circuit C reads the reset corresponding data of the memory circuit M, and compares the first trigger signal with the reset corresponding data. In this case, the control circuit C confirms according to the reset corresponding data whether the reset operation corresponding to the first trigger signal is to restart the electronic component E1 or to control the electronic component E1 to perform a partial reset, that is, part of the circuit in the control electronic component E1 is reset. Set. Further, the control circuit C restarts or partially resets the electronic component E1 according to the first trigger signal and the reset corresponding data, and resets the data corresponding to the restarted or partially reset electronic component E1 (for example, represents the restarted electronic component The operation code of E1, the parameter setting used to restart the electronic component E1 or the time to restart the electronic component E1, the operation code representing the reset part of the electronic component E1, and the reset part of the electronic component E1 used The parameter setting or the time to reset part of the circuit in the electronic component E1, etc.) are written into the reset record data.
在一些實施例中,當電子元件E1進入特定狀態時(例如溫度過高、電壓供應異常或產生錯誤訊息等等),電子元件E1會發送觸發訊號至控制電路C。控制電路C接收電子元件E1所發送之觸發訊號並且讀取記憶體電路M所儲存之重置對應資料。繼之,基於電子元件E1所發送之觸發訊號以及重置對應資料確認對應觸發訊號的重置操作是總重置操作。於是,控制電路C能相應地執行總重置操作,總重置操作係使電子裝置100之所有可被控制電路C控制之所有電子元件(例如,電子元件E1)重新啟動且所有具控制功能的元件(例如,控制電路C)自身亦會重新啟動。當總重置操作完成後,控制電路C將對應總重置操作的資料(例如,代表重新啟動電子元件E1及控制電路C的操作代碼、重新啟動電子元件E1及控制電路C所使用的參數設定或重新啟動電子元件E1及控制電路C的時間)寫入記憶體電路M之重置紀錄資料。In some embodiments, when the electronic component E1 enters a specific state (for example, the temperature is too high, the voltage supply is abnormal, or an error message is generated, etc.), the electronic component E1 sends a trigger signal to the control circuit C. The control circuit C receives the trigger signal sent by the electronic component E1 and reads the reset corresponding data stored in the memory circuit M. Then, based on the trigger signal sent by the electronic component E1 and the reset corresponding data, it is confirmed that the reset operation corresponding to the trigger signal is a total reset operation. Therefore, the control circuit C can perform the overall reset operation accordingly. The overall reset operation is to restart all the electronic components of the
在一些實施例中,電子裝置100可透過處理器(例如中央處理單元)從記憶體電路M讀取重置紀錄資料,進而確認哪些重置操作已被執行。在一些實施例中,電子裝置100可為資料交換器(Switch)或伺服器。在一些實施例中,控制電路C可為基板管理控制器(Baseboard Management Controller, BMC)或複雜可程式邏輯裝置(Complex Programmable Logic Device, CPLD)或微控制器(Micro Control Unit, MCU)。在一些實施例中,記憶體電路M為非揮發性記憶體電路。In some embodiments, the
圖2是依據本發明實施例之電子裝置200的示意圖。電子裝置200包括記憶體電路M、控制電路C以及可被控制電路C控制而進行重新啟動及部分重置其中一者的處理器P、電子元件E21、電子元件E22。處理器P、電子元件E21與電子元件E22進入特定狀態時可發送觸發訊號至控制電路C,控制電路C再讀取記憶體電路M所儲存之重置對應資料,並依據重置對應資料執行對應觸發訊號的重置操作,例如,控制電路C控制處理器P、電子元件E21、電子元件E22進行重新啟動或部分重置,或是控制電路C執行前述之總重置操作。當重置操作完成後,控制電路C再將對應重置操作的資料寫入記憶體電路M之重置紀錄資料。在一些實施例中,處理器P亦可從記憶體電路M讀取重置紀錄資料,且可編輯記憶體電路M之重置對應資料。FIG. 2 is a schematic diagram of an
舉例來說,以前述之處理器P、電子元件E21或電子元件E22的電壓異常為例,處理器P、電子元件E21或電子元件E22發送對應電壓異常的第二觸發訊號至控制電路C。控制電路C接收第二觸發訊號後,讀取記憶體電路M的重置對應資料,並且比對第二觸發訊號與重置對應資料。在此情況下,控制電路C依據重置對應資料確認對應第二觸發訊號的重置操作是部分重置,控制電路C即依據第二觸發訊號與重置對應資料重置處理器P、電子元件E21或電子元件E22的部分電路(例如部分暫存器),並且將對應重置處理器P、電子元件E21或電子元件E22的部分電路的資料(例如代表重置處理器P、電子元件E21或電子元件E22的部分電路的操作代碼、重置處理器P、電子元件E21或電子元件E22的部分電路所使用的參數設定或重置處理器P、電子元件E21或電子元件E22的部分電路的時間等等)寫入重置紀錄資料中。For example, taking the aforementioned abnormal voltage of the processor P, the electronic component E21 or the electronic component E22 as an example, the processor P, the electronic component E21 or the electronic component E22 sends a second trigger signal corresponding to the abnormal voltage to the control circuit C. After receiving the second trigger signal, the control circuit C reads the reset corresponding data of the memory circuit M, and compares the second trigger signal with the reset corresponding data. In this case, the control circuit C confirms that the reset operation corresponding to the second trigger signal is a partial reset according to the reset corresponding data, and the control circuit C resets the processor P and the electronic components according to the second trigger signal and the reset corresponding data E21 or part of the circuit of the electronic component E22 (such as part of the register), and will correspond to the data of the reset processor P, the electronic component E21 or the part of the electronic component E22 (for example, the reset processor P, the electronic component E21 or The operation code of the partial circuit of the electronic component E22, the parameter setting used to reset the processor P, the electronic component E21 or the partial circuit of the electronic component E22, or the time to reset the processor P, the electronic component E21 or the partial circuit of the electronic component E22 Etc.) is written into the reset record data.
在一些實施例中,電子元件E21可週期性的發送確認訊號至電子元件E22。當電子元件E21失效時,電子元件E21停止發送確認訊號至電子元件E22。電子元件E22在一預設時間內沒有接收到確認訊號的情況下,會發送第三觸發訊號至控制電路C。控制電路C接收第三觸發訊號後,讀取記憶體電路M的重置對應資料,並且比對第三觸發訊號與重置對應資料。在此情況下,控制電路C依據重置對應資料確認對應第三觸發訊號的重置操作是重新啟動電子元件E21。進一步地,控制電路C依據第三觸發訊號與重置對應資料重新啟動電子元件E21,並且將對應重新啟動電子元件E21的資料寫入重置紀錄資料中。In some embodiments, the electronic component E21 may periodically send a confirmation signal to the electronic component E22. When the electronic component E21 fails, the electronic component E21 stops sending the confirmation signal to the electronic component E22. If the electronic component E22 does not receive the confirmation signal within a preset time, it will send a third trigger signal to the control circuit C. After receiving the third trigger signal, the control circuit C reads the reset corresponding data of the memory circuit M, and compares the third trigger signal with the reset corresponding data. In this case, the control circuit C confirms that the reset operation corresponding to the third trigger signal is to restart the electronic component E21 according to the reset corresponding data. Further, the control circuit C restarts the electronic component E21 according to the third trigger signal and the reset corresponding data, and writes the data corresponding to the restarted electronic component E21 into the reset record data.
圖3是依據本發明實施例之電子裝置300的示意圖。電子裝置300包括記憶體電路M、控制電路C以及可被前述控制電路C控制而進行重新啟動及部分重置其中一者的處理器P、電子元件E31-E35。處理器P以及電子元件E31-E35可發送觸發訊號至控制電路C。記憶體電路M可儲存重置對應資料以及重置紀錄資料。控制電路C可依據記憶體電路M之重置對應資料執行重置操作,亦可基於已執行的重置操作更新記憶體電路M之重置紀錄資料。處理器P可從記憶體電路M讀取重置紀錄資料,且可編輯記憶體電路M之重置對應資料。FIG. 3 is a schematic diagram of an
在一些實施例中,當處理器P以及電子元件E31-E35之至少其中之一者進入特定狀態時(例如溫度過高、電壓供應異常或產生錯誤訊息等等),處理器P以及電子元件E31-E35之至少其中之一者會發送觸發訊號至控制電路C。繼之,控制電路C接收處理器P以及電子元件E31-E35之至少其中之一者所發送之觸發訊號;讀取記憶體電路M所儲存之重置對應資料;以及依據重置對應資料執行對應觸發訊號的重置操作。當重置操作完成後,控制電路C將對應重置操作的資料寫入記憶體電路M之重置紀錄資料。In some embodiments, when at least one of the processor P and the electronic components E31-E35 enters a specific state (for example, the temperature is too high, the voltage supply is abnormal, or an error message is generated, etc.), the processor P and the electronic components E31 -At least one of E35 will send a trigger signal to the control circuit C. Subsequently, the control circuit C receives the trigger signal sent by at least one of the processor P and the electronic components E31-E35; reads the reset corresponding data stored in the memory circuit M; and executes the corresponding according to the reset corresponding data Trigger the reset operation of the signal. When the reset operation is completed, the control circuit C writes the data corresponding to the reset operation into the reset record data of the memory circuit M.
在一些實施例中,前述之重置操作之重置類型可包含:輕度重置類型、中度重置類型、重度重置類型及總重置類型。當控制電路C接收到來自於處理器P以及電子元件E31-E35之觸發訊號時,控制電路C會分析觸發訊號,以自觸發訊號取得對應的重置類型,即前述之輕度重置類型、中度重置類型、重度重置類型及總重置類型中之任一者。控制電路C可將自觸發訊號取得的重置類型儲存於其自身之一暫存器中。再者,控制電路C自觸發訊號取得對應的重置類型之後,控制電路C會根據記憶體電路M中之重置對應資料取得對應於輕度重置類型、中度重置類型、重度重置類型及總重置類型中之任一者之一指令組,並據以執行對應於輕度重置類型、中度重置類型、重度重置類型及總重置類型中之任一者之一指令組,以進行不同程度的重置操作,其中前述之指令組系為一輕度重置指令、一中度重置指令、一重度重置指令及一總重置指令之其中一者。In some embodiments, the reset type of the aforementioned reset operation may include: a light reset type, a medium reset type, a heavy reset type, and a total reset type. When the control circuit C receives the trigger signal from the processor P and the electronic components E31-E35, the control circuit C analyzes the trigger signal to obtain the corresponding reset type from the trigger signal, that is, the aforementioned light reset type, Any one of moderate reset type, heavy reset type, and total reset type. The control circuit C can store the reset type obtained from the trigger signal in one of its own registers. Furthermore, after the control circuit C obtains the corresponding reset type from the trigger signal, the control circuit C obtains the corresponding reset type, medium reset type, and heavy reset according to the reset corresponding data in the memory circuit M. One of the command set of any one of the type and the total reset type, and executes corresponding to any one of the light reset type, the medium reset type, the heavy reset type, and the total reset type accordingly The command group is used to perform different levels of reset operations, wherein the aforementioned command group is one of a light reset command, a medium reset command, a heavy reset command, and a total reset command.
基此,當控制電路C在分析觸發訊號後判斷出需進行輕度重置類型之重置操作時,控制電路C會取得並執行對應於輕度重置類型之一輕度重置指令,據此,控制電路C會對其自身進行部分重置並控制前述用以儲存自觸發訊號取得的重置類型之暫存器不隨著重置,且控制電路C會控制處理器P包含之部分模組重置也就是部分重置,且控制電路C不控制處理器P以外之其他電子元件E31-E35執行部份重置或重新啟動;當控制電路C在分析觸發訊號後判斷出需進行中度重置類型之重置操作時,控制電路C會取得並執行對應於中度重置類型之一中度重置指令,據此,控制電路C會對其自身進行部分重置並控制前述用以儲存自觸發訊號取得的重置類型之暫存器不隨著重置,且控制電路C會控制處理器P包含之部分模組重置,且控制電路C會控制處理器P以外之其他電子元件E31-E35進行重新啟動;當控制電路C在分析觸發訊號後判斷出需對處理器P及其他電子元件E31-E35進行重度重置類型之重置操作時,控制電路C會取得並執行對應於重度重置類型之一重度重置指令,據此,控制電路C會對其自身進行部分重置並控制前述用以儲存自觸發訊號取得的重置類型之暫存器不隨著重置,且控制電路C會控制處理器P包含的所有模組重置也就是重新啟動處理器P,且控制電路C控制處理器P以外之其他電子元件E31-E35進行重新啟動;當控制電路C在分析觸發訊號後判斷出需對處理器P及其他電子元件E31-E35進行總重置類型之重置操作時,控制電路C會取得並執行對應於總重置類型之一總重置指令,據此,控制電路C會重置而控制前述之暫存器隨著重置,且控制電路C會控制處理器P包含的所有模組重置,且控制電路C會控制處理器P以外之其他電子元件E31-E35進行重新啟動。Based on this, when the control circuit C determines that a light reset type reset operation is required after analyzing the trigger signal, the control circuit C obtains and executes a light reset command corresponding to the light reset type, according to Therefore, the control circuit C will partially reset itself and control the aforementioned register for storing the reset type obtained from the trigger signal not to be reset, and the control circuit C will control the partial modules included in the processor P Group reset is a partial reset, and the control circuit C does not control other electronic components E31-E35 other than the processor P to perform partial reset or restart; when the control circuit C analyzes the trigger signal and determines that it needs to be moderated During the reset operation of the reset type, the control circuit C will obtain and execute a moderate reset command corresponding to the moderate reset type. According to this, the control circuit C will partially reset itself and control the aforementioned The register storing the reset type obtained from the trigger signal will not be reset, and the control circuit C will control some modules included in the processor P to reset, and the control circuit C will control other electronic components other than the processor P E31-E35 restart; when the control circuit C analyzes the trigger signal and determines that a heavy reset type reset operation is required for the processor P and other electronic components E31-E35, the control circuit C will obtain and execute the corresponding One of the heavy reset types is a heavy reset command, according to which the control circuit C will partially reset itself and control the aforementioned register for storing the reset type obtained from the trigger signal not to be reset, and The control circuit C will control all modules included in the processor P to reset that is to restart the processor P, and the control circuit C controls other electronic components E31-E35 other than the processor P to restart; when the control circuit C is triggered by the analysis After the signal, it is determined that a reset operation of the total reset type is required for the processor P and other electronic components E31-E35, the control circuit C will obtain and execute a total reset command corresponding to the total reset type, and accordingly, The control circuit C resets and controls the aforementioned register to reset, and the control circuit C controls all modules included in the processor P to reset, and the control circuit C controls other electronic components E31 except the processor P -E35 to restart.
再者,根據不同類型之重置操作,控制電路C在寫入重置紀錄資料時會進一步記錄自觸發訊號取得的重置類型係為輕度重置類型、中度重置類型、重度重置類型或是總重置類型及重置類型所對應的元件,例如控制電路C其自身、處理器P以及各電子元件E31-E35,且控制電路C會一併記錄對應之指令組(即前述之輕度重置指令、中度重置指令、重度重置指令或總重置指令)所對應的元件代碼,以及其自身、處理器P以及各電子元件E31-E35的對應前述重置類型所執行的重置狀態為已重新啟動、已部分重置或是未重置。Furthermore, according to different types of reset operations, when the control circuit C writes the reset record data, it will further record that the reset type obtained from the trigger signal is a light reset type, a medium reset type, and a heavy reset Type or the components corresponding to the total reset type and reset type, such as the control circuit C itself, the processor P, and the various electronic components E31-E35, and the control circuit C will also record the corresponding instruction set (that is, the aforementioned The component code corresponding to the light reset command, the medium reset command, the heavy reset command, or the total reset command), as well as the corresponding reset types of itself, the processor P and the electronic components E31-E35. The reset status of is restarted, partially reset, or not reset.
在一些實施例中,處理器P以及電子元件E31-E35之其中之一者所發送之觸發訊號在重置對應資料中可對應電子裝置300之至少一電子元件的重置操作。舉例而言,當電子元件E31因為溫度過高而發送觸發訊號至控制電路C時,控制電路C基於電子元件E31之觸發訊號以及重置對應資料,控制電子元件E33-E35進行重新啟動,並且將對應重置電子元件E33-E35的資料寫入重置紀錄資料中。在另一實施例中,當電子元件E32因為電壓過低而發送觸發訊號至控制電路C時,控制電路C基於電子元件E32之觸發訊號以及重置對應資料,控制處理器P與電子元件E31、E32、E33的部分電路進行重置,並且將對應重置處理器P與電子元件E31、E32、E33之部分電路的資料寫入重置紀錄資料中。In some embodiments, the trigger signal sent by the processor P and one of the electronic components E31-E35 can correspond to the reset operation of at least one electronic component of the
圖4是依據本發明實施例之電子裝置400的示意圖。電子裝置400包括記憶體電路M、控制電路C以及可被控制電路C控制而進行重新啟動及部分重置其中一者的處理器P、電子元件E41、電子元件E42。處理器P、電子元件E41與電子元件E42可發送觸發訊號至控制電路C。記憶體電路M可儲存重置對應資料以及重置紀錄資料。控制電路C可依據記憶體電路M之重置對應資料執行重置操作,亦可根據暫存器並基於已執行的重置操作更新記憶體電路M之重置紀錄資料,其中,控制電路C自觸發訊號取得重置類型後會更新儲存暫存器原先所儲存重置類型,因此,在控制電路C完成重置操作後,即可根據暫存器所儲存的內容判定重置類型,並將根據暫存器所儲存的內容判定的重置類型寫入記憶體電路M之重置紀錄資料,例如,當暫存器儲存有重置類型時,則直接將暫存器所儲存的重置類型寫入記憶體電路M之重置紀錄資料,而當暫存器沒有儲存重置類型時,則判定重置操作所對應的重置類型為總重置類型,而將總重置類型的對應資料寫入記憶體電路M之重置紀錄資料。FIG. 4 is a schematic diagram of an
在一些實施例中,處理器P可基於記憶體電路M所儲存之重置紀錄資料,進一步執行對應已執行之重置操作的輔助操作。以電子元件E41溫度過高為例,電子元件E41會發送第四觸發訊號至控制電路C。控制電路C接收第四觸發訊號並且讀取記憶體電路M所儲存之重置對應資料。繼之,控制電路C依據重置對應資料以及第四觸發訊號重置電子元件E41。當重置操作完成後,控制電路C將對應重置操作的資料寫入記憶體電路M之重置紀錄資料。在此情況下,處理器P在讀取重置紀錄資料後確認電子元件E41已執行過對應溫度過高的重置操作,而處理器P可進而將風扇轉速增強以進一步的降低電子元件E41的溫度,也就是調整風扇轉速以輔助對應溫度過高的重置操作。在另一些實施例中,處理器P基於重置紀錄資料進行之輔助操作亦可為調整電源供應電路以輔助對應電壓異常的重置操作;或調整設定參數以輔助對應錯誤訊息的重置操作。In some embodiments, the processor P may further perform auxiliary operations corresponding to the reset operation performed based on the reset record data stored in the memory circuit M. Taking the high temperature of the electronic component E41 as an example, the electronic component E41 will send a fourth trigger signal to the control circuit C. The control circuit C receives the fourth trigger signal and reads the reset corresponding data stored in the memory circuit M. Subsequently, the control circuit C resets the electronic component E41 according to the reset corresponding data and the fourth trigger signal. When the reset operation is completed, the control circuit C writes the data corresponding to the reset operation into the reset record data of the memory circuit M. In this case, after reading the reset record data, the processor P confirms that the electronic component E41 has performed a reset operation corresponding to the excessive temperature, and the processor P can further increase the fan speed to further reduce the electronic component E41 Temperature, that is, adjusting the fan speed to assist the reset operation corresponding to excessive temperature. In other embodiments, the auxiliary operation performed by the processor P based on the reset record data may also be adjusting the power supply circuit to assist the reset operation corresponding to the abnormal voltage; or adjusting the setting parameters to assist the reset operation corresponding to the error message.
圖5是依據本發明實施例之電子裝置的重置方法流程圖500。流程起始於步驟501。在步驟501中,透過電子裝置之第一電子元件發送第一觸發訊號。在步驟502中,透過電子裝置之控制電路C接收第一觸發訊號,並且依據重置對應資料執行對應第一觸發訊號的重置操作。在步驟503中,透過控制電路C將對應重置操作的資料寫入重置紀錄資料。步驟501至503的詳細執行動作已詳述於前,於此不再贅述。FIG. 5 is a
圖6是依據本發明實施例之電子裝置的重置方法流程圖600。流程起始於步驟601。在步驟601中,透過電子裝置之第二電子元件週期性地發送確認訊號至電子裝置之第一電子元件。在步驟602中,第二電子元件失效且停止發送確認訊號。在步驟603中,透過第一電子元件發送第一觸發訊號。在步驟604中,透過電子裝置之控制電路C接收第一觸發訊號,並且依據重置對應資料執行對應第一觸發訊號的重置操作。在步驟605中,透過控制電路C將對應重置操作的資料寫入重置紀錄資料。步驟601至605的詳細執行動作已詳述於前,於此不再贅述。FIG. 6 is a
綜上所述,基於本發明實施例所提供之電子裝置與電子裝置的重置方法,電子裝置可依據重置對應資料進行重置操作,並且將以執行的重置操作記錄至重置紀錄資料。因此,電子裝置的狀態可被準確地掌握。在電子裝置發生異常狀態時,電子裝置可依據重置對應資料正確的執行相對應的重置操作;且可透過重置紀錄資料確認已執行過的重置操作,進而避免重複執行相同的重置操作以及可基於電子裝置當前的情況判斷已執行過的重置操作是否有效。據此,透過本發明實施例所提供之,可有效地管理電子裝置以及進行電子裝置的除錯。In summary, based on the electronic device and the method for resetting the electronic device provided by the embodiments of the present invention, the electronic device can perform a reset operation according to the reset corresponding data, and record the reset operation performed in the reset log data . Therefore, the state of the electronic device can be accurately grasped. When the electronic device has an abnormal state, the electronic device can correctly perform the corresponding reset operation according to the reset corresponding data; and the reset record data can be used to confirm the reset operation that has been performed, thereby avoiding repeating the same reset Operation and can judge whether the reset operation that has been performed is valid based on the current situation of the electronic device. Accordingly, through the provision of the embodiments of the present invention, electronic devices can be effectively managed and debugged.
雖然本案已以實施例揭露如上然其並非用以限定本案,任何所屬技術領域中具有通常知識者,在不脫離本案之精神和範圍內,當可作些許之更動與潤飾,故本案之保護範圍當視後附之專利申請範圍所界定者為準。Although this case has been disclosed by the examples above, it is not intended to limit the case. Anyone with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the case. Therefore, the scope of protection of this case The scope of the patent application attached hereafter shall prevail.
100 電子裝置 E1 電子元件 C 控制電路 M 記憶體電路 200 電子裝置 P 處理器 E21、E22 電子元件 300 電子裝置 E31-E35 電子元件 400 電子裝置 E41、E42 電子元件 500 控制方法 501-503 步驟 600 控制方法 601-605 步驟The
[圖1] 是依據本發明實施例之電子裝置的示意圖。 [圖2] 是依據本發明實施例之電子裝置的示意圖。 [圖3] 是依據本發明實施例之電子裝置的示意圖。 [圖4] 是依據本發明實施例之電子裝置的示意圖。 [圖5] 是依據本發明實施例之電子裝置的重置方法流程圖。 [圖6] 是依據本發明實施例之電子裝置的重置方法流程圖。[Figure 1] is a schematic diagram of an electronic device according to an embodiment of the present invention. [Figure 2] is a schematic diagram of an electronic device according to an embodiment of the present invention. [Figure 3] is a schematic diagram of an electronic device according to an embodiment of the present invention. [Figure 4] is a schematic diagram of an electronic device according to an embodiment of the present invention. [Fig. 5] is a flowchart of a reset method of an electronic device according to an embodiment of the present invention. [Figure 6] is a flowchart of a reset method of an electronic device according to an embodiment of the present invention.
100 電子裝置 E1 電子元件 C 控制電路 M 記憶體電路100 Electronic device E1 Electronic component C Control circuit M Memory circuit
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107144404A TWI697766B (en) | 2018-12-10 | 2018-12-10 | Electronic device and reset method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107144404A TWI697766B (en) | 2018-12-10 | 2018-12-10 | Electronic device and reset method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202022550A TW202022550A (en) | 2020-06-16 |
TWI697766B true TWI697766B (en) | 2020-07-01 |
Family
ID=72175836
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107144404A TWI697766B (en) | 2018-12-10 | 2018-12-10 | Electronic device and reset method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI697766B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1869997A (en) * | 1995-02-13 | 2006-11-29 | 英特特拉斯特技术公司 | Systems and methods for secure transaction management and electronic rights protection |
TW201405303A (en) * | 2012-07-30 | 2014-02-01 | Hon Hai Prec Ind Co Ltd | System and method for monitoring baseboard management controller |
TWI635401B (en) * | 2017-09-11 | 2018-09-11 | 技嘉科技股份有限公司 | Arm-based server and managenent method thereof |
CN108799176A (en) * | 2018-05-25 | 2018-11-13 | 环胜电子(深圳)有限公司 | fan control system and method |
-
2018
- 2018-12-10 TW TW107144404A patent/TWI697766B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1869997A (en) * | 1995-02-13 | 2006-11-29 | 英特特拉斯特技术公司 | Systems and methods for secure transaction management and electronic rights protection |
TW201405303A (en) * | 2012-07-30 | 2014-02-01 | Hon Hai Prec Ind Co Ltd | System and method for monitoring baseboard management controller |
TWI635401B (en) * | 2017-09-11 | 2018-09-11 | 技嘉科技股份有限公司 | Arm-based server and managenent method thereof |
CN108799176A (en) * | 2018-05-25 | 2018-11-13 | 环胜电子(深圳)有限公司 | fan control system and method |
Also Published As
Publication number | Publication date |
---|---|
TW202022550A (en) | 2020-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8886998B2 (en) | Server and power supply test method | |
TWI522919B (en) | Device, method, and non-transitory computer-readable medium for automatically configuring bios performance profiles of a computer system | |
TWI655582B (en) | Server with dual firmware storage space and firmware update method thereof | |
TW201351286A (en) | System and method of updating firmware | |
US10235278B2 (en) | Software testing using statistical error injection | |
TWI759719B (en) | Flash memory controller and method used in flash memory controller | |
CN112825011A (en) | Power-on and power-off control method and system of PCIe device | |
TWI668567B (en) | Server and method for restoring a baseboard management controller automatically | |
CN109597653A (en) | Method, BIOS and the BMC of BIOS and BMC command interaction | |
TWI709039B (en) | Server and method for controlling error event log recording | |
TWI712045B (en) | Hard disk restoring method | |
CN110704228B (en) | Solid state disk exception handling method and system | |
TWI697766B (en) | Electronic device and reset method thereof | |
JP2013257640A (en) | Configuration controller, configuration control method and configuration control program | |
CN111414272B (en) | Electronic device and reset method thereof | |
US10013383B2 (en) | Method for power control handshaking of hot swappable components using programmable logic devices | |
TW201430702A (en) | Method and system for updating firmware | |
WO1992006057A1 (en) | System for controlling issue of input/output instruction in data processing system | |
CN107766183B (en) | Disk online and offline method and device based on test mechanism | |
JP6911591B2 (en) | Information processing device, control device and control method of information processing device | |
TWI748241B (en) | Debug message automatically providing method of bios | |
TWI590037B (en) | Computer and controlling method thereof | |
CN113448905B (en) | Equipment hot adding method, system, equipment and medium | |
CN110609596A (en) | Development system and production method of data storage device | |
CN114613418B (en) | System and method for NVMe-MI function test of solid state disk |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |