TWI677560B - Etchant composition for etching an indium oxide layer and method of manufacturing display substrate using the same - Google Patents

Etchant composition for etching an indium oxide layer and method of manufacturing display substrate using the same Download PDF

Info

Publication number
TWI677560B
TWI677560B TW105104268A TW105104268A TWI677560B TW I677560 B TWI677560 B TW I677560B TW 105104268 A TW105104268 A TW 105104268A TW 105104268 A TW105104268 A TW 105104268A TW I677560 B TWI677560 B TW I677560B
Authority
TW
Taiwan
Prior art keywords
acid
etchant composition
indium oxide
oxide layer
etching
Prior art date
Application number
TW105104268A
Other languages
Chinese (zh)
Other versions
TW201638303A (en
Inventor
劉仁浩
In-Ho Yu
南基龍
Gi-Yong Nam
李承洙
Seung-Soo Lee
Original Assignee
南韓商東友精細化工有限公司
Dongwoo Fine-Chem Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南韓商東友精細化工有限公司, Dongwoo Fine-Chem Co., Ltd. filed Critical 南韓商東友精細化工有限公司
Publication of TW201638303A publication Critical patent/TW201638303A/en
Application granted granted Critical
Publication of TWI677560B publication Critical patent/TWI677560B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09KMATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K13/00Etching, surface-brightening or pickling compositions
    • C09K13/04Etching, surface-brightening or pickling compositions containing an inorganic acid
    • C09K13/06Etching, surface-brightening or pickling compositions containing an inorganic acid with organic material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • ing And Chemical Polishing (AREA)
  • Weting (AREA)

Abstract

公開了用於蝕刻氧化銦層的蝕刻劑組合物及使用其製作顯示基板的方法,其中蝕刻劑組合物不包含對環境有害的硫酸,蝕刻後不產生殘留物,並且在蝕刻過程中不損害如由Cu,Ti,Mo或Al製成的下層。 Disclosed are an etchant composition for etching an indium oxide layer and a method for manufacturing a display substrate using the same, wherein the etchant composition does not contain sulfuric acid that is harmful to the environment, does not generate residues after etching, and does not damage such as during the etching process. Lower layer made of Cu, Ti, Mo or Al.

Description

用於蝕刻氧化銦層的蝕刻劑組合物及使用其製作顯示基板的方法 Etchant composition for etching indium oxide layer and method for manufacturing display substrate using the same 技術領域 Technical field

本發明涉及用於蝕刻氧化銦層的蝕刻劑組合物 及使用其製作顯示基板的方法。 The invention relates to an etchant composition for etching an indium oxide layer. And a method for manufacturing a display substrate using the same.

背景技術 Background technique

通常,顯示面板包括具有作為用於驅動像素的開關元件的薄膜電晶體的顯示基板。該顯示基板包括多個金屬圖案,並且該金屬圖案主要通過光刻形成。該光刻工藝包括在將被刻蝕並在基板上存在的薄層上形成光致抗蝕劑層,曝光和顯影該光致抗蝕劑層以形成光致抗蝕劑圖案,並使用光致抗蝕劑圖案作為蝕刻屏障用蝕刻劑蝕刻所述薄層,因此使薄層圖案化。 Generally, a display panel includes a display substrate having a thin film transistor as a switching element for driving a pixel. The display substrate includes a plurality of metal patterns, and the metal patterns are mainly formed by photolithography. The photolithography process includes forming a photoresist layer on a thin layer to be etched and present on a substrate, exposing and developing the photoresist layer to form a photoresist pattern, and using photoresist The resist pattern etches the thin layer as an etchant for an etching barrier, thereby patterning the thin layer.

在蝕刻薄層的過程中,使用蝕刻劑去除與由光致抗蝕劑圖案暴露區域相應的薄層部分,而且暴露被去除薄層下方的下薄層。因此,暴露的下薄層接觸到蝕刻劑,不被期望地由於蝕刻劑損害下薄層。 During the etching of the thin layer, an etchant is used to remove a portion of the thin layer corresponding to the area exposed by the photoresist pattern, and the lower thin layer below the removed thin layer is exposed. Therefore, the exposed lower layer is in contact with the etchant, and the lower layer is not expected to be damaged by the etchant.

用以蝕刻氧化銦層的蝕刻劑的例子可能包括王水類蝕刻劑(韓國專利申請公開號1996-002903),氯化鐵類蝕刻劑(美國專利號5,456,795),和草酸蝕刻劑(韓國專利申請公開號2000-0017470),其可能具有高化學活性,因此易損害下薄層。為了解決此問題,公開了(韓國專利申請公開號2005-0077451)用於蝕刻氧化銦層的蝕刻劑組合物,包括作為主要氧化劑的硫酸和作為輔助氧化劑的硝酸或高氯酸。上述蝕刻劑組合物可能在蝕刻氧化銦層過程中不損害包含鋁-釹(Al-Nd),鉬(Mo)和鉻(Cr)的下薄層。 Examples of the etchant used to etch the indium oxide layer may include aqua regia-based etchant (Korean Patent Application Publication No. 1996-002903), iron chloride-based etchant (U.S. Patent No. 5,456,795), and oxalic acid etchant (Korean Patent Application) Publication No. 2000-0017470), which may have high chemical activity, and thus easily damage the lower layer. To solve this problem, an etchant composition (Korea Patent Application Publication No. 2005-0077451) for etching an indium oxide layer is disclosed, including sulfuric acid as a primary oxidant and nitric acid or perchloric acid as a secondary oxidant. The above-mentioned etchant composition may not damage the lower thin layer including aluminum-neodymium (Al-Nd), molybdenum (Mo), and chromium (Cr) during the etching of the indium oxide layer.

然而,使用上述蝕刻劑組合物蝕刻在由銅(Cu)製成的下層上形成的氧化銦層的情況下,銅層表面被蝕刻劑組合物損害,並且由於對環境有害的硫酸的使用環境保護方面被限制。 However, in the case where the indium oxide layer formed on the lower layer made of copper (Cu) is etched using the above-mentioned etchant composition, the surface of the copper layer is damaged by the etchant composition, and environmental protection is caused by the use of sulfuric acid which is harmful to the environment Aspects are restricted.

【引用列表】 [Quote list] 【專利文獻】 [Patent Literature]

專利文件:韓國專利申請公開號1996-002903 Patent document: Korean Patent Application Publication No. 1996-002903

U.S.專利號5,456,795 U.S. Patent No. 5,456,795

韓國專利申請公開號2000-0017470 Korean Patent Application Publication No. 2000-0017470

韓國專利申請公開號2005-0077451 Korean Patent Application Publication No. 2005-0077451

發明概要 Summary of invention

因此,本發明考慮到相關技術中發生的問題,並且本發明的目的為提供即使不使用對環境有害的硫 酸,蝕刻後也不產生殘留物的蝕刻劑組合物,其不損害下層(Cu,Al,Mo,Ti),並且具有改良的蝕刻特性。 Therefore, the present invention takes into consideration problems occurring in the related art, and an object of the present invention is to provide even if sulfur which is harmful to the environment is not used. Etchant composition that does not generate residue after etching, does not damage the underlying layer (Cu, Al, Mo, Ti), and has improved etching characteristics.

本發明提供用於蝕刻氧化銦層的蝕刻劑組合物,包括:3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水。 The invention provides an etchant composition for etching an indium oxide layer, comprising: 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, And the rest of the water.

在一實施方式中,磺酸可以包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。 In one embodiment, the sulfonic acid may include at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid.

在另一實施方式中,阻蝕劑可以包括選自由醋酸銨(CH3COONH4),氨基磺酸銨(NH4SO3NH2),苯二酚銨(NH4C6H4(OH)2),氨基甲酸銨(NH2COONH4),氯化銨(NH4Cl),磷酸二氫銨(NH4H2PO4),甲酸銨(NH4COOH),碳酸氫銨(NH4HCO3),檸檬酸銨((H4NO2CCH2C(OH)(CO2NH4)CH2CO2NH4)或(OC(CO2H)(CH2CO2NH4)2)),硝酸銨(NH4NO3),過硫酸銨((NH4)2S2O8),氨基磺酸銨(H2NSO3NH4),和硫酸銨((NH4)2SO4)組成的組中的至少一個。 In another embodiment, the corrosion inhibitor may include a material selected from the group consisting of ammonium acetate (CH 3 COONH 4 ), ammonium sulfamate (NH 4 SO 3 NH 2 ), and ammonium hydroquinone (NH 4 C 6 H 4 (OH) 2 ), ammonium carbamate (NH 2 COONH 4 ), ammonium chloride (NH 4 Cl), ammonium dihydrogen phosphate (NH 4 H 2 PO 4 ), ammonium formate (NH 4 COOH), ammonium bicarbonate (NH 4 HCO 3 ), ammonium citrate ((H 4 NO 2 CCH 2 C (OH) (CO 2 NH 4 ) CH 2 CO 2 NH 4 ) or (OC (CO 2 H) (CH 2 CO 2 NH 4 ) 2 )) , Ammonium nitrate (NH 4 NO 3 ), ammonium persulfate ((NH4) 2 S 2 O 8 ), ammonium sulfamate (H 2 NSO 3 NH 4 ), and ammonium sulfate ((NH4) 2 SO 4 ) At least one of the group.

在又一實施方式中,環胺化合物可以包括選自由吡咯類化合物,吡唑類化合物,咪唑類化合物,三唑類化合物,四唑類化合物,五唑類化合物,惡唑類化合物,異惡唑類化合物,噻唑類化合物和異噻唑類化合物組成的組中的至少一個。 In yet another embodiment, the cyclic amine compound may include a compound selected from the group consisting of pyrrole-based compounds, pyrazole-based compounds, imidazole-based compounds, triazole-based compounds, tetrazole-based compounds, pentazole-based compounds, oxazole-based compounds, isoxazole At least one selected from the group consisting of a thiazole compound, a thiazole compound, and an isothiazole compound.

此外,本發明提供製作顯示基板的方法,包括:在基板上形成包括柵電極,源極電極和漏極電極的開 關元件;在具有所述開關元件的基板上形成氧化銦層;和通過使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物使氧化銦層圖案化形成連接至所述漏極電極的第一像素電極。 In addition, the present invention provides a method for manufacturing a display substrate, including: forming an opening including a gate electrode, a source electrode, and a drain electrode on the substrate; Off element; forming an indium oxide layer on a substrate having the switching element; and by using 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% The cyclic amine compound, and the remaining portion of the etchant composition of water pattern the indium oxide layer to form a first pixel electrode connected to the drain electrode.

在一實施方式中,磺酸可以包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。 In one embodiment, the sulfonic acid may include at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid.

此外,本發明提供製作顯示基板的方法,包括:在基板上形成包括柵電極,源極電極和漏極電極的開關元件;形成直接連接至漏極電極並包括氧化銦層的第一像素電極;使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物去除第一像素電極;和在第一像素電極被去除的基板上形成直接連接至漏極電極的第二像素電極。 In addition, the present invention provides a method for manufacturing a display substrate, including: forming a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate; and forming a first pixel electrode directly connected to the drain electrode and including an indium oxide layer; Remove the first pixel electrode using an etchant composition including 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and the remainder of water And forming a second pixel electrode directly connected to the drain electrode on the substrate from which the first pixel electrode is removed.

在一實施方式中,磺酸可以包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。 In one embodiment, the sulfonic acid may include at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid.

根據本發明,用於蝕刻氧化銦層的蝕刻劑組合物不包含對環境有害的硫酸,蝕刻後不產生殘留物,並且在蝕刻過程中不損害如由Cu,Ti,Mo,或Al製成的下層。 According to the present invention, the etchant composition for etching an indium oxide layer does not contain sulfuric acid that is harmful to the environment, does not generate a residue after the etching, and does not damage during the etching process such as made of Cu, Ti, Mo, or Al Lower level.

本發明的上述和其他目的,特徵和優點將從以 下結合附圖的詳細描述中更清楚地被理解,其中:圖1示出當使用實施例1的蝕刻劑時側面蝕刻的掃描電子顯微鏡(SEM)圖;圖2示出當使用實施例2的蝕刻劑時側面蝕刻的SEM圖;圖3示出當使用實施例3的蝕刻劑時側面蝕刻的SEM圖;圖4示出當使用實施例4的蝕刻劑時側面蝕刻的SEM圖;圖5示出當使用實施例5的蝕刻劑時側面蝕刻的SEM圖;圖6示出當使用實施例6的蝕刻劑時側面蝕刻的SEM圖;圖7示出當使用比較例1的蝕刻劑時側面蝕刻的SEM圖;圖8示出當使用比較例2的蝕刻劑時側面蝕刻的SEM圖;圖9示出當使用實施例1的蝕刻劑時是否產生殘留物的SEM圖;圖10示出當使用比較例1的蝕刻劑時是否產生殘留物的SEM圖;圖11示出當使用實施例1的蝕刻劑時是否損害下層(Cu)的SEM圖;圖12示出當使用比較例2的蝕刻劑時是否損害 下層(Cu)的SEM圖; The above and other objects, features and advantages of the present invention will be from The following is more clearly understood in the detailed description in conjunction with the accompanying drawings, in which: FIG. 1 shows a scanning electron microscope (SEM) image of side etching when the etchant of Example 1 is used; SEM image of side etching when the etchant is used; FIG. 3 shows the SEM image of side etching when the etchant of Example 3 is used; FIG. 4 shows the SEM image of side etching when the etchant of Example 4 is used; SEM image of side etching when the etchant of Example 5 is used; FIG. 6 shows the SEM image of side etching when the etchant of Example 6 is used; FIG. 7 shows side etching when the etchant of Comparative Example 1 is used FIG. 8 shows a SEM image of side etching when the etchant of Comparative Example 2 is used; FIG. 9 shows a SEM image of whether a residue is generated when the etchant of Example 1 is used; FIG. 10 shows when it is used SEM image of whether a residue was generated when the etchant of Comparative Example 1 was used; FIG. 11 illustrates a SEM image of whether the lower layer (Cu) was damaged when the etchant of Example 1 was used; FIG. 12 illustrates the etchant when Comparative Example 2 was used Whether it is damaged SEM image of the lower layer (Cu);

具體實施方式 detailed description

本發明涉及用於蝕刻氧化銦層的蝕刻劑組合物及使用其製作顯示基板的方法。一般地,薄膜電晶體(TFT)陣列面板用作用於獨立驅動在液晶顯示器或有機電致發光顯示器中的各個像素的電路基板。該薄膜電晶體陣列板包括柵極線或用於發射掃描信號的掃描信號線,資料線或用於發射圖像信號的圖像信號線,連接至柵極線和資料線的薄膜電晶體,和連接至薄膜電晶體的像素電極。在製造這種薄膜電晶體陣列面板中,在基板上形成用於柵極線和資料線的金屬層,並且該金屬層然後被蝕刻。此後,在其上形成與連接至薄膜電晶體的像素電極對應的像素層。隨後塗布抗蝕劑並使光致抗蝕劑圖案化。因此,連接至像素層或暴露的源極/漏極線或柵極線可能在使像素圖案化的過程中變形。為了解決這個問題,用於像素的材料必須與用於柵極或源極/漏極的不同。用於像素的材料包括氧化銦層,如ITO或IZO。 The present invention relates to an etchant composition for etching an indium oxide layer and a method for manufacturing a display substrate using the same. Generally, a thin film transistor (TFT) array panel is used as a circuit substrate for independently driving individual pixels in a liquid crystal display or an organic electroluminescence display. The thin film transistor array board includes a gate line or a scanning signal line for transmitting a scanning signal, a data line or an image signal line for transmitting an image signal, a thin film transistor connected to the gate line and the data line, and A pixel electrode connected to a thin film transistor. In manufacturing such a thin film transistor array panel, a metal layer for gate lines and data lines is formed on a substrate, and the metal layer is then etched. Thereafter, a pixel layer corresponding to a pixel electrode connected to the thin film transistor is formed thereon. A resist is then applied and the photoresist is patterned. Therefore, the source / drain lines or gate lines connected to the pixel layer or exposed may be deformed during the patterning of the pixels. To solve this problem, the materials used for the pixels must be different from those used for the gate or source / drain. The material for the pixel includes an indium oxide layer, such as ITO or IZO.

從傳統的用於氧化銦層的蝕刻劑組合物中排除對環境有害的硫酸的研究正在進行。在強酸硫酸被排除的情況下,硝酸的量必須過度增加以提高像素蝕刻速率,並因此由於氮(N)總量的增加造成強加於廢水處理的過度負擔。旨在解決此問題,在本發明中包含磺酸。此外,根據本發明所述的蝕刻劑組合物在蝕刻後不產生殘 留物,並且不損害如Cu,Ti,Mo,或Al製成的下層的蝕刻是可能的。 Research is being conducted to exclude environmentally harmful sulfuric acid from conventional etchant compositions for indium oxide layers. In the case where strong acid sulfuric acid is excluded, the amount of nitric acid must be excessively increased to increase the pixel etching rate, and thus an excessive burden imposed on wastewater treatment due to an increase in the total amount of nitrogen (N). In order to solve this problem, a sulfonic acid is included in the present invention. In addition, the etchant composition according to the present invention does not generate a residue after etching. It is possible to etch without damaging underlying layers such as Cu, Ti, Mo, or Al.

在下文中,將給出本發明的詳細的描述。 Hereinafter, a detailed description of the present invention will be given.

本發明提出用於蝕刻氧化銦層的蝕刻劑組合物,包括:3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水。 The present invention provides an etchant composition for etching an indium oxide layer, including: 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, And the rest of the water.

在本發明中,硝酸為用於蝕刻包含銦的氧化銦層的主要成分,並且優選使用基於蝕刻劑組合物總重量的3-10wt%的量。如果硝酸的量少於3wt%,不可能蝕刻氧化銦層,或蝕刻速率非常低。另一方面,如果其量超過10wt%,總蝕刻速率可能增大,但很難控制過程,或要被處理的廢水量可能由於總氮(N)量的增加而增加。 In the present invention, nitric acid is a main component for etching an indium oxide layer containing indium, and an amount of 3 to 10% by weight based on the total weight of the etchant composition is preferably used. If the amount of nitric acid is less than 3 wt%, it is impossible to etch the indium oxide layer, or the etching rate is very low. On the other hand, if the amount exceeds 10 wt%, the total etching rate may increase, but it is difficult to control the process, or the amount of wastewater to be treated may increase due to an increase in the total nitrogen (N) amount.

在本發明中,像硝酸一樣,磺酸為用於蝕刻包含銦的氧化銦層的主要成分。磺酸可以包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個,並且優選使用基於蝕刻劑組合物總重量的3-10wt%的量。如果磺酸的量少於3wt%,由於硝酸的限制使用很難增大氧化銦層的蝕刻速率,並且可能產生來自氧化銦層的殘留物。另一方面,如果硫酸的量超過10wt%,可能增大氧化銦層的蝕刻速率,並可能發生對如由Cu,Al,Mo,或Ti製成的下層的損害增加。 In the present invention, like nitric acid, sulfonic acid is a main component for etching an indium oxide layer containing indium. The sulfonic acid may include at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid, and an amount of 3 to 10% by weight based on the total weight of the etchant composition is preferably used. . If the amount of sulfonic acid is less than 3 wt%, it is difficult to increase the etching rate of the indium oxide layer due to the limited use of nitric acid, and residues from the indium oxide layer may be generated. On the other hand, if the amount of sulfuric acid exceeds 10 wt%, the etching rate of the indium oxide layer may be increased, and an increase in damage to an underlying layer such as made of Cu, Al, Mo, or Ti may occur.

在本發明中,阻蝕劑可以阻止氧化銦層下方的下層被硝酸和磺酸損害。阻蝕劑可以包括包含銨的化合物,並且優選包括選自由醋酸銨(CH3COONH4),氨基磺酸銨 (NH4SO3NH2),苯二酚銨(NH4C6H4(OH)2),氨基甲酸銨(NH2COONH4),氯化銨(NH4Cl),磷酸二氫銨(NH4H2PO4),甲酸銨(NH4COOH),碳酸氫銨(NH4HCO3),檸檬酸銨(H4NO2CCH2C(OH)(CO2NH4)CH2CO2NH4)或(OC(CO2H)(CH2CO2NH4)2)),硝酸銨(NH4NO3),過硫酸銨((NH4)2S2O8),氨基磺酸銨(H2NSO3NH4),和硫酸銨((NH4)2SO4)組成的組中的至少一個,並且優選使用基於蝕刻劑組合物總重量的0.1-5wt%的量。如果阻蝕劑的量少於0.1wt%,很難減少對如由Cu,Al,Mo,或Ti製成的下層產生的損害。另一方面,如果其量超過5wt%,氧化銦層的蝕刻速率可能減小,使其不可能得到所需性能。 In the present invention, the corrosion inhibitor can prevent the underlying layer under the indium oxide layer from being damaged by nitric acid and sulfonic acid. The corrosion inhibitor may include a compound containing ammonium, and preferably includes a member selected from the group consisting of ammonium acetate (CH 3 COONH 4 ), ammonium sulfamate (NH 4 SO 3 NH 2 ), and ammonium hydroquinone (NH 4 C 6 H 4 (OH ) 2 ), ammonium carbamate (NH 2 COONH 4 ), ammonium chloride (NH 4 Cl), ammonium dihydrogen phosphate (NH 4 H 2 PO 4 ), ammonium formate (NH 4 COOH), ammonium bicarbonate (NH 4 HCO 3 ), ammonium citrate (H 4 NO 2 CCH 2 C (OH) (CO 2 NH 4 ) CH 2 CO 2 NH 4 ) or (OC (CO 2 H) (CH 2 CO 2 NH 4 ) 2 )) , Ammonium nitrate (NH 4 NO 3 ), ammonium persulfate ((NH4) 2 S 2 O 8 ), ammonium sulfamate (H 2 NSO 3 NH 4 ), and ammonium sulfate ((NH4) 2 SO 4 ) At least one of the group, and preferably an amount of 0.1 to 5 wt% based on the total weight of the etchant composition. If the amount of the corrosion inhibitor is less than 0.1 wt%, it is difficult to reduce damage to the lower layer such as made of Cu, Al, Mo, or Ti. On the other hand, if its amount exceeds 5 wt%, the etching rate of the indium oxide layer may decrease, making it impossible to obtain the desired performance.

在本發明中,環胺化合物可以阻止氧化銦層下方的下層被硝酸和磺酸損害。環胺化合物可以包括選自由由吡咯類化合物,吡唑類化合物,咪唑類化合物,三唑類化合物,四唑類化合物,五唑類化合物,惡唑類化合物,異惡唑類化合物,噻唑類化合物和異噻唑類化合物組成的組中的至少一個。優選使用的三唑類化合物為苯並三唑,並且四唑類化合物可以包括選自5-氨基四唑,3-氨基四唑和5-甲基四唑中的至少一個。環胺化合物優選使用基於蝕刻劑組合物總重量的0.1-5wt%的量。如果環胺化合物的量少於0.1wt%,很難減少對如由Cu,Al,Mo,或Ti製成的下層產生的損害。另一方面,如果其量超過5wt%,氧化銦層的蝕刻速率可能減小,使其不可能得到所需性能。 In the present invention, the cyclic amine compound can prevent the lower layer under the indium oxide layer from being damaged by nitric acid and sulfonic acid. The cyclic amine compound may include a compound selected from the group consisting of pyrrole compounds, pyrazole compounds, imidazole compounds, triazole compounds, tetrazoles compounds, pentazole compounds, oxazole compounds, isoxazole compounds, thiazole compounds And at least one of the group consisting of isothiazoles. The triazole-based compound preferably used is benzotriazole, and the tetrazole-based compound may include at least one selected from 5-aminotetrazole, 3-aminotetrazole, and 5-methyltetrazole. The cyclic amine compound is preferably used in an amount of 0.1 to 5 wt% based on the total weight of the etchant composition. If the amount of the cyclic amine compound is less than 0.1 wt%, it is difficult to reduce damage to the lower layer such as made of Cu, Al, Mo, or Ti. On the other hand, if its amount exceeds 5 wt%, the etching rate of the indium oxide layer may decrease, making it impossible to obtain the desired performance.

在蝕刻劑組合物中,水為去離子水,其適合於用 在半導體加工中且具有18MΩ/cm或更高的電阻率。基於蝕刻劑組合物的總重量,所使用的水量使得用於蝕刻氧化銦層的蝕刻劑組合物的總量為100wt%。 In the etchant composition, water is deionized water, which is suitable for use with It has a resistivity of 18 MΩ / cm or higher in semiconductor processing. Based on the total weight of the etchant composition, the amount of water used was such that the total amount of the etchant composition used to etch the indium oxide layer was 100 wt%.

本發明所述的蝕刻劑組合物在蝕刻包括具有包括銦的金屬氧化物層的單層的金屬氧化層線方面有效,並且不僅可以用於製作如液晶顯示器之類的平板顯示器,而且還用於製作記憶體半導體顯示板。更進一步地,蝕刻劑組合物可以用於包括具有含銦金屬氧化物層的單層的金屬氧化層線的其他電子設備的製造中。因此,本發明提出使用蝕刻劑組合物製作顯示基板的方法。 The etchant composition according to the present invention is effective in etching a metal oxide layer line including a single layer having a metal oxide layer including indium, and can be used not only for making a flat panel display such as a liquid crystal display but also for Fabricate a memory semiconductor display panel. Furthermore, the etchant composition can be used in the manufacture of other electronic devices including a single-layer metal oxide layer line having an indium-containing metal oxide layer. Therefore, the present invention proposes a method for manufacturing a display substrate using an etchant composition.

在本發明的一實施方式中,製作顯示基板的方法包括:在基板上形成包括柵電極,源極電極和漏極電極的開關元件;在具有所述開關元件的基板上形成氧化銦層;和通過使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物使氧化銦層圖案化形成連接至所述漏極電極的第一像素電極。 In one embodiment of the present invention, a method of manufacturing a display substrate includes: forming a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate; forming an indium oxide layer on a substrate having the switching element; and The indium oxide layer is formed by using an etchant composition including 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and the remainder of water Patterning to form a first pixel electrode connected to the drain electrode.

在本發明的另一實施方式中,製作顯示基板的方法包括:在基板上形成包括柵電極,源極電極和漏極電極的開關元件;形成直接連接至漏極電極並包括氧化銦層的第一像素電極;使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物去除第一像素電極;和在第一像素電極被去除的基板上形成直接連接至漏極電極的第二像 素電極。 In another embodiment of the present invention, a method for fabricating a display substrate includes: forming a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate; and forming a first element directly connected to the drain electrode and including an indium oxide layer. One pixel electrode; removed using an etchant composition including 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and remaining water A first pixel electrode; and forming a second image directly connected to the drain electrode on a substrate from which the first pixel electrode is removed 素 electrode.

本發明通過以下實施例、比較例和測試例被詳述,其僅僅用於說明本發明,但本發明不限於這樣的實施例、比較例和測試例,並可以被進行各種修改和改變。 The present invention is described in detail through the following examples, comparative examples, and test examples, which are only used to illustrate the present invention, but the present invention is not limited to such examples, comparative examples, and test examples, and can be variously modified and changed.

實施例1-6和比較例1-5:蝕刻劑組合物的製備 Examples 1-6 and Comparative Examples 1-5: Preparation of Etchant Composition

使用以下表1中所示的成分的量製備蝕刻劑組合物。 The amount of the components shown in Table 1 below was used to prepare an etchant composition.

測試例:蝕刻特性評估 Test example: Evaluation of etching characteristics (1)IZO單層的側面蝕刻的評估 (1) Evaluation of side etching of IZO single layer

將IZO層沉積在玻璃基板(100mm x 100mm)上。此後,製作具有預定圖案(通過光刻在其上形成)的光致 抗蝕劑的樣品。 An IZO layer was deposited on a glass substrate (100 mm x 100 mm). Thereafter, a photoresist having a predetermined pattern (formed thereon by photolithography) is made. Resist sample.

該樣品使用實施例1-6和比較例1-5的各個蝕刻劑組合物進行蝕刻。在蝕刻過程中,使用噴霧蝕刻機(ETCHER(TFT),由SEMES製造),蝕刻劑組合物的溫度設置為大約33℃,而且蝕刻IZO層(90s)。測量側蝕長度。結果如下表2所示。 This sample was etched using each of the etchant compositions of Examples 1-6 and Comparative Examples 1-5. During the etching process, a spray etchant (ETCHER (TFT), manufactured by SEMES) was used, the temperature of the etchant composition was set to about 33 ° C, and the IZO layer (90s) was etched. Measure the side etch length. The results are shown in Table 2 below.

(2)殘留物的評價 (2) Evaluation of residue

將IZO層沉積在玻璃基板(100mm x 100mm)上。此後,製作具有預定圖案(通過光刻在其上形成)的光致抗蝕劑的樣品。 An IZO layer was deposited on a glass substrate (100 mm x 100 mm). Thereafter, a sample of a photoresist having a predetermined pattern (formed thereon by photolithography) was made.

該樣品使用實施例1-6和比較例1-5的各個蝕刻劑組合物蝕刻。在蝕刻過程中,使用噴霧蝕刻機(ETCHER(TFT),由SEMES製造),蝕刻劑組合物的溫度設置為大約33℃,而且蝕刻IZO層(90s)。觀察蝕刻過程後露出的基板上是否留下IZO殘留物。結果如下表2所示。 This sample was etched using each of the etchant compositions of Examples 1-6 and Comparative Examples 1-5. During the etching process, a spray etchant (ETCHER (TFT), manufactured by SEMES) was used, the temperature of the etchant composition was set to about 33 ° C, and the IZO layer (90s) was etched. Observe whether IZO residues remain on the exposed substrate after the etching process. The results are shown in Table 2 below.

(3)對下層損害的評價 (3) Evaluation of damage to the lower layer

對於銅層,IZO層和光致抗蝕劑圖案依次形成於基板上的樣品,IZO層使用實施例1-6和比較例1-5的各個蝕刻劑組合物蝕刻10min,並且使用SEM觀察光致抗蝕劑圖案被去除的IZO層的表面和暴露於蝕刻劑的銅層表面。結果如下表2所示。 For a copper layer, a sample in which an IZO layer and a photoresist pattern were sequentially formed on a substrate, the IZO layer was etched for 10 min using each of the etchant compositions of Examples 1-6 and Comparative Examples 1-5, and the photoresistance was observed using SEM The surface of the IZO layer from which the etchant pattern was removed and the surface of the copper layer exposed to the etchant. The results are shown in Table 2 below.

從表2明顯看出,實施例1-6既不產生蝕刻後殘留物又不對下層產生損害,並且發生0.14μm的側面蝕刻。同時,在使用的磺酸量不足的比較例1中,和不含磺酸的比較例3中,氧化銦金屬層(IZO)的蝕刻速率減小,因此使其不可能實現如實施例1-6的側面蝕刻並產生蝕刻後殘留物。更進一步地,在使用過量磺酸的比較例2中,氧化銦金屬層(IZO)的蝕刻速率增大,使其不可能實現所需程度的側面蝕刻並引起對下層的損害。 It is apparent from Table 2 that Examples 1-6 neither produced residues after etching nor damaged the lower layer, and side etching of 0.14 μm occurred. At the same time, in Comparative Example 1 in which the amount of sulfonic acid used was insufficient, and in Comparative Example 3 not containing sulfonic acid, the etching rate of the indium oxide metal layer (IZO) was reduced, thus making it impossible to achieve as in Example 1- The side of 6 is etched and produces post-etch residue. Furthermore, in Comparative Example 2 using an excessive amount of sulfonic acid, the etching rate of the indium oxide metal layer (IZO) was increased, making it impossible to achieve a desired degree of side etching and causing damage to the lower layer.

雖然本發明的優選實施例已公開用於說明目的,但本領域技術人員將理解不背離如所附申請專利範圍中公開的本發明的範圍和精神的各種修改、添加和替換是可能的。 Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible without departing from the scope and spirit of the present invention as disclosed in the scope of the attached application patent.

Claims (8)

一種用於蝕刻氧化銦層的蝕刻劑組合物,包括:3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水,其中該蝕刻劑組合物不包含硫酸。An etchant composition for etching an indium oxide layer includes: 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and remaining Part of the water, wherein the etchant composition does not contain sulfuric acid. 如請求項1所述的蝕刻劑組合物,其中所述磺酸包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。The etchant composition according to claim 1, wherein the sulfonic acid includes at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid. 如請求項1所述的蝕刻劑組合物,其中所述阻蝕劑包括選自由CH3COONH4,NH4SO3NH2,NH4C6H4(OH)2,NH2COONH4,NH4Cl,NH4H2PO4,NH4COOH,NH4HCO3,H4NO2CCH2C(OH)(CO2NH4)CH2CO2NH4,OC(CO2H)(CH2CO2NH4)2,NH4NO3,(NH4)2S2O8,H2NSO3NH4,和(NH4)2SO4組成的組中的至少一個。The etchant composition according to claim 1, wherein the corrosion inhibitor comprises a member selected from the group consisting of CH 3 COONH 4 , NH 4 SO 3 NH 2 , NH 4 C 6 H 4 (OH) 2 , NH 2 COONH 4 , NH 4 Cl, NH 4 H 2 PO 4 , NH 4 COOH, NH 4 HCO 3 , H 4 NO 2 CCH 2 C (OH) (CO 2 NH 4 ) CH 2 CO 2 NH 4 , OC (CO 2 H) (CH At least one of the group consisting of 2 CO 2 NH 4 ) 2 , NH 4 NO 3 , (NH 4 ) 2 S 2 O 8 , H 2 NSO 3 NH 4 , and (NH 4 ) 2 SO 4 . 如請求項1所述的蝕刻劑組合物,其中所述環胺化合物包括選自由吡咯類化合物,吡唑類化合物,咪唑類化合物,三唑類化合物,四唑類化合物,五唑類化合物,惡唑類化合物,異惡唑類化合物,噻唑類化合物和異噻唑類化合物組成的組中的至少一個。The etchant composition according to claim 1, wherein the cyclic amine compound includes a compound selected from the group consisting of pyrrole-based compounds, pyrazole-based compounds, imidazole-based compounds, triazole-based compounds, tetrazole-based compounds, pentazole-based compounds, At least one of a group consisting of an azole compound, an isoxazole compound, a thiazole compound, and an isothiazole compound. 一種製作顯示基板的方法,包括:在基板上形成包括柵電極,源極電極和漏極電極的開關元件;在具有所述開關元件的基板上形成氧化銦層;以及通過使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物使氧化銦層圖案化形成連接至所述漏極電極的第一像素電極,其中該蝕刻劑組合物不包含硫酸。A method for manufacturing a display substrate, comprising: forming a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate; forming an indium oxide layer on a substrate having the switching element; and using 3-10 wt% Nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and the remainder of the water etchant composition pattern the indium oxide layer to form a connection to the The first pixel electrode of the drain electrode, wherein the etchant composition does not include sulfuric acid. 如請求項5所述的方法,其中所述磺酸包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。The method according to claim 5, wherein the sulfonic acid includes at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid. 一種製作顯示基板的方法,包括:在基板上形成包括柵電極,源極電極和漏極電極的開關元件;形成直接連接至所述漏極電極並包括氧化銦層的第一像素電極;使用包括3-10wt%的硝酸,3-10wt%的磺酸,0.1-5wt%的阻蝕劑,0.1-5wt%的環胺化合物,和剩餘部分的水的蝕刻劑組合物去除所述第一像素電極,其中該蝕刻劑組合物不包含硫酸;以及在所述第一像素電極被去除的基板上形成直接連接至所述漏極電極的第二像素電極。A method for manufacturing a display substrate includes: forming a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate; forming a first pixel electrode directly connected to the drain electrode and including an indium oxide layer; 3-10 wt% nitric acid, 3-10 wt% sulfonic acid, 0.1-5 wt% corrosion inhibitor, 0.1-5 wt% cyclic amine compound, and the remainder of the etchant composition to remove the first pixel electrode Wherein the etchant composition does not include sulfuric acid; and a second pixel electrode directly connected to the drain electrode is formed on a substrate on which the first pixel electrode is removed. 如請求項7所述的方法,其中所述磺酸包括選自由甲基磺酸、對甲苯磺酸、氨基磺酸,和萘酚磺酸組成的組中的至少一個。The method according to claim 7, wherein the sulfonic acid includes at least one selected from the group consisting of methanesulfonic acid, p-toluenesulfonic acid, sulfamic acid, and naphtholsulfonic acid.
TW105104268A 2015-03-05 2016-02-15 Etchant composition for etching an indium oxide layer and method of manufacturing display substrate using the same TWI677560B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2015-0030989 2015-03-05
KR1020150030989A KR102259146B1 (en) 2015-03-05 2015-03-05 Etchant composition for etching an indium oxide layer and method of manufacturing a display substrate using the etchant composition

Publications (2)

Publication Number Publication Date
TW201638303A TW201638303A (en) 2016-11-01
TWI677560B true TWI677560B (en) 2019-11-21

Family

ID=57103174

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105104268A TWI677560B (en) 2015-03-05 2016-02-15 Etchant composition for etching an indium oxide layer and method of manufacturing display substrate using the same

Country Status (3)

Country Link
KR (1) KR102259146B1 (en)
CN (1) CN105938797B (en)
TW (1) TWI677560B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102579768B1 (en) * 2018-10-05 2023-09-19 솔브레인 주식회사 Etchant composition and method for methal layer etching method using the same
KR102661845B1 (en) 2018-10-11 2024-04-30 삼성디스플레이 주식회사 Echtant and method for manufacturing display device using the same
CN109536963B (en) * 2019-01-30 2021-02-09 上海镁印科技有限公司 Application of carbamate compound in magnesium alloy etching additive

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201245404A (en) * 2011-02-15 2012-11-16 Samsung Electronics Co Ltd Non-halogenated etchant and method of manufacturing a display substrate using the non-halogenated etchant
CN102983101A (en) * 2011-08-04 2013-03-20 东友Fine-Chem股份有限公司 Manufacturing method of array substrate for liquid crystal display

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2755376B2 (en) 1994-06-03 1998-05-20 株式会社フロンテック Manufacturing method of electro-optical element
KR20000017470A (en) 1998-08-18 2000-03-25 이기원 ITO etchant composition
JP4170950B2 (en) 2003-10-10 2008-10-22 松下電器産業株式会社 Optical device and manufacturing method thereof
KR101151952B1 (en) * 2005-11-29 2012-06-01 동우 화인켐 주식회사 Etching solution of Indium Oxide film and etching method thereof
JP5354989B2 (en) * 2008-08-14 2013-11-27 関東化学株式会社 Etching composition for transparent conductive film
UY32427A (en) 2009-02-13 2010-09-30 Boheringer Ingelheim Internat Gmbh PHARMACEUTICAL COMPOSITION, PHARMACEUTICAL FORM, PROCEDURE FOR PREPARATION, METHODS OF TREATMENT AND USES OF THE SAME
KR101619380B1 (en) * 2009-05-14 2016-05-11 삼성디스플레이 주식회사 Etchant and method of array substrate using the same
KR20110087582A (en) * 2010-01-26 2011-08-03 삼성전자주식회사 Etching solution composition and method of etching using the same
JP5788701B2 (en) * 2011-04-11 2015-10-07 関東化学株式会社 Etching composition for transparent conductive film
CN102732252A (en) * 2012-06-21 2012-10-17 江阴润玛电子材料股份有限公司 Novel aqua regia system ITO (indium tin oxide) etching solution and its preparation method
KR101394133B1 (en) * 2012-08-22 2014-05-15 주식회사 이엔에프테크놀로지 Etchant composition for molybdenum alloy layer and indium oxide layer
KR101905195B1 (en) * 2012-12-24 2018-10-05 동우 화인켐 주식회사 Etchant composition for Ag thin layer and method for fabricating metal pattern using the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201245404A (en) * 2011-02-15 2012-11-16 Samsung Electronics Co Ltd Non-halogenated etchant and method of manufacturing a display substrate using the non-halogenated etchant
CN102983101A (en) * 2011-08-04 2013-03-20 东友Fine-Chem股份有限公司 Manufacturing method of array substrate for liquid crystal display

Also Published As

Publication number Publication date
KR20160107761A (en) 2016-09-19
CN105938797A (en) 2016-09-14
CN105938797B (en) 2020-04-17
KR102259146B1 (en) 2021-06-01
TW201638303A (en) 2016-11-01

Similar Documents

Publication Publication Date Title
JP6574221B2 (en) Etching solution composition
TWI480360B (en) Etchant composition and method
TW201610234A (en) Etching solution composition and etching method
TWI677560B (en) Etchant composition for etching an indium oxide layer and method of manufacturing display substrate using the same
CN105018930A (en) Etchant and method of manufacturing display device by using the same
KR20110113902A (en) Etchant for thin film transistor-liquid crystal display
TWI681076B (en) Etchant composition and method of forming metal pattern using the same
TW201704533A (en) Etchant composition for etching copper-based metal layer and etching method using the same
JP4225548B2 (en) Etching solution composition and etching method
KR102546796B1 (en) Etchant composition
KR20160090574A (en) Etching solution composition for copper-based metal layer and method for etching copper-based metal layer using the same
KR102269325B1 (en) Etching solution composition for molybdenum-containing layer and manufacturing method of an array substrate for liquid crystal display using the same
KR102368969B1 (en) Etching solution composition, manufacturing method of an array substrate for display device using the same
KR101151952B1 (en) Etching solution of Indium Oxide film and etching method thereof
KR101157208B1 (en) Etchant Composition for Patterned Metal Layer and Method of Patterning Metal Layer Using Thereof
TWI666302B (en) Etchant composition for indium oxide layer, method of etching, an array substrate for liquid crystal display and manufacturing method thereof using the same
TWI665289B (en) Etchant composition for indium oxid layer, method for manufacturing array substrate for liquid crystal display device, array substrate for liquid crystal display device and wire
WO2019186624A1 (en) Etchant
KR102265889B1 (en) Etchant composition and manufacturing method of an array for liquid crystal display
KR102281188B1 (en) Etching solution composition for copper-based metal layer and etching method using the same
KR101406671B1 (en) Etchant composition and method for fabricating metal pattern
KR101170382B1 (en) Etchant for thin film transistor-liquid crystal display
KR102579768B1 (en) Etchant composition and method for methal layer etching method using the same
KR102303076B1 (en) Etching solution composition for indium oxide layer and manufacturing method of an array substrate for liquid crystal display using the same
KR20220071662A (en) Metal layer etchant composition