TWI672078B - Multi-layer circuit board and manufacturing method thereof - Google Patents

Multi-layer circuit board and manufacturing method thereof Download PDF

Info

Publication number
TWI672078B
TWI672078B TW105140186A TW105140186A TWI672078B TW I672078 B TWI672078 B TW I672078B TW 105140186 A TW105140186 A TW 105140186A TW 105140186 A TW105140186 A TW 105140186A TW I672078 B TWI672078 B TW I672078B
Authority
TW
Taiwan
Prior art keywords
substrate
bumps
insulating
conductor layer
layer
Prior art date
Application number
TW105140186A
Other languages
Chinese (zh)
Other versions
TW201822598A (en
Inventor
陳育民
Original Assignee
華邦電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 華邦電子股份有限公司 filed Critical 華邦電子股份有限公司
Priority to TW105140186A priority Critical patent/TWI672078B/en
Publication of TW201822598A publication Critical patent/TW201822598A/en
Application granted granted Critical
Publication of TWI672078B publication Critical patent/TWI672078B/en

Links

Abstract

一種多層電路板,包括多個絕緣凸塊、第一導體層、第二導體層。多個絕緣凸塊設置於第一基板與第二基板之間,多個絕緣凸塊的頂部作為電路連接點。第一導體層設置於第一基板上,且連接至電路連接點。第二導體層設置於第二基板上,且連接至電路連接點。A multilayer circuit board includes a plurality of insulating bumps, a first conductor layer, and a second conductor layer. A plurality of insulating bumps are disposed between the first substrate and the second substrate, and the tops of the plurality of insulating bumps serve as circuit connection points. The first conductor layer is disposed on the first substrate and is connected to a circuit connection point. The second conductor layer is disposed on the second substrate and is connected to the circuit connection point.

Description

多層電路板及其製造方法Multilayer circuit board and manufacturing method thereof

本發明是有關於一種電路板,且特別是有關於一種使用3D列印技術的多層電路板及其製造方法The invention relates to a circuit board, and in particular to a multilayer circuit board using a 3D printing technology and a manufacturing method thereof.

電路板是電子裝置中不可或缺的關鍵組件,主要負責內部電子元件之間的訊號傳遞、連結等。在電子裝置不斷追求輕薄短小的趨勢下,電路板上的導線的線寬也不斷跟著縮小,因此業者莫不戮力於研究如何突破製程、材料等限制因素,以獲得低成本、同時具備高可信賴度、高性能的高密度電路板。The circuit board is an indispensable key component in an electronic device, and is mainly responsible for signal transmission and connection between internal electronic components. Under the trend of electronic devices continuously pursuing lightness, thinness and shortness, the line width of the wires on circuit boards has also continued to shrink. Therefore, the industry is committed to researching how to break through process, material and other limiting factors to obtain low cost and high reliability. High-performance, high-density circuit boards.

為實現高密度的電路設計與高密度的電路層間互連,而需要減少一般電路板中導通孔所占用的線路使用空間。一般常用於高密度連結板(High Density Interconnection;HDI)的層間互連技術的製作方法為自由疊孔結構,其利用雷射鑽孔與金屬填孔之製程來完成電路層間之電氣連接。此種方法存在製程複雜,高污染後處理和成品良率較低等缺點。而嵌入凸塊互連技術(Buried Bump Interconnection Technology,B2it)則為先製作一塊雙面板或多層板,將導電材料透過多次網版印刷在銅箔上以形成圓錐凸塊,再利用組合層壓製程,將絕緣片放在導電凸塊上後,以熱壓方式將絕緣層板壓合在銅箔上並使導電凸塊貫穿絕緣片,使預製導電凸塊可進行電路層間電氣連接。In order to achieve a high-density circuit design and high-density circuit layer-to-layer interconnection, it is necessary to reduce the line use space occupied by vias in a general circuit board. Generally, the manufacturing method of the interlayer interconnection technology commonly used for high density interconnects (High Density Interconnection; HDI) is a free stack structure, which uses a laser drilling and metal filling process to complete the electrical connection between the circuit layers. This method has the disadvantages of complicated manufacturing process, high pollution post-treatment and low yield of finished products. In Buried Bump Interconnection Technology (B2it), a double-sided or multi-layer board is first produced, and conductive materials are printed on copper foil through multiple screen printing to form conical bumps, and then combined lamination is used. In the manufacturing process, after the insulating sheet is placed on the conductive bumps, the insulating layer plate is laminated on the copper foil by hot pressing, and the conductive bumps are penetrated through the insulating sheet, so that the prefabricated conductive bumps can be electrically connected between the circuit layers.

然而,在B2it製程中由於製作凸塊之導電膏為具有高黏性和低觸變指數(Thixotropic index,TI)之材料特性,所以在對導電材料僅進行一次印刷是無法達到設計高度,必需要重複4〜5次印刷導電材料並使其固化的過程,才能形成具有設計高度的導電凸塊。而凸塊穿刺絕緣層板到疊合增層製程中,導電凸塊容易出現歪斜現象,會造成印刷電路板(PCB)的導通連接不良,降低了生產良率。However, in the B2it process, because the conductive paste used for making bumps has high viscosity and low thixotropic index (TI), it is impossible to reach the design height when printing conductive materials only once. Repeating the process of printing and curing the conductive material 4 to 5 times can form conductive bumps with a designed height. In the process of bumps piercing the insulating layer to the superimposed layer, the conductive bumps are prone to skew, which will cause poor connection of the printed circuit board (PCB) and reduce the production yield.

本發明提供一種多層電路板,使用非金屬材料(陶瓷材料)預製凸塊,可獲得更好之材料特性,避免凸塊在壓合穿刺製程中出現歪斜現象。The invention provides a multi-layer circuit board, which uses non-metallic materials (ceramic materials) to prefabricate bumps, which can obtain better material characteristics and avoid the skew of the bumps during the press-puncture process.

本發明提供一種多層電路的製造方法,利用3D列印技術,以陶瓷類材料來印製凸塊,並搭配3D功能性列印在基板及凸塊上列印導電線路,以製作高密度多層電路板。The invention provides a method for manufacturing a multilayer circuit, which uses 3D printing technology to print bumps with ceramic materials, and prints conductive lines on a substrate and bumps with 3D functional printing to make high-density multilayer circuits. board.

本發明的多層電路板,包括:第一基板、多個絕緣凸塊、第一導體層、第二基板以及第二導體層。多個絕緣凸塊設置於第一基板上,其中絕緣凸塊的材料為陶瓷類材料。第一導體層設置於第一基板上,且第一導體層的一部分位於多個絕緣凸塊的頂部。第二基板設置於第一基板上,且具有多個開口分別暴露多個絕緣凸塊的頂部的第一導體層。第二導體層設置於第二基板上,且第二導體層電性連接多個絕緣凸塊的頂部的第一導體層。The multilayer circuit board of the present invention includes a first substrate, a plurality of insulating bumps, a first conductor layer, a second substrate, and a second conductor layer. The plurality of insulating bumps are disposed on the first substrate, and a material of the insulating bumps is a ceramic material. The first conductor layer is disposed on the first substrate, and a part of the first conductor layer is located on top of the plurality of insulating bumps. The second substrate is disposed on the first substrate and has a first conductor layer with a plurality of openings exposing the tops of the plurality of insulating bumps, respectively. The second conductor layer is disposed on the second substrate, and the second conductor layer is electrically connected to the first conductor layer on top of the plurality of insulating bumps.

在本發明的一實施例中,上述的多層電路板,更包括接合膠層。接合膠層設置於第一基板與第二基板之間。In an embodiment of the present invention, the above-mentioned multilayer circuit board further includes a bonding adhesive layer. The adhesive layer is disposed between the first substrate and the second substrate.

在本發明的一實施例中,上述的第一導體層包括多個第一導線。多個第一導線包括第一延伸部以及第一連接部。第一延伸部設置於第一基板上。第一連接部位於所述絕緣凸塊的頂部。According to an embodiment of the present invention, the first conductive layer includes a plurality of first conductive wires. The plurality of first wires include a first extension portion and a first connection portion. The first extension portion is disposed on the first substrate. The first connection portion is located on the top of the insulating bump.

在本發明的一實施例中,上述的第二導體層包括多個第二導線。多個第二導線包括第二延伸部以及第二連接部。第二延伸部設置於第二基板上。第二連接部位於所述絕緣凸塊的頂部。In an embodiment of the present invention, the second conductor layer includes a plurality of second wires. The plurality of second wires include a second extension portion and a second connection portion. The second extension portion is disposed on the second substrate. The second connection portion is located on the top of the insulating bump.

在本發明的一實施例中,上述的第一基板及所述第二基板為絕緣材質所製成。In an embodiment of the present invention, the first substrate and the second substrate are made of an insulating material.

本發明的一種多層電路板,包括多個絕緣凸塊、第一導體層、第二導體層。多個絕緣凸塊設置於第一基板與第二基板之間,多個絕緣凸塊的頂部作為電路連接點,其中絕緣凸塊的材料為陶瓷類材料。第一導體層設置於第一基板上,且連接至電路連接點。第二導體層設置於第二基板上,且連接至電路連接點。A multilayer circuit board of the present invention includes a plurality of insulating bumps, a first conductor layer, and a second conductor layer. A plurality of insulating bumps are disposed between the first substrate and the second substrate. The tops of the plurality of insulating bumps serve as circuit connection points, and the material of the insulating bumps is a ceramic material. The first conductor layer is disposed on the first substrate and is connected to a circuit connection point. The second conductor layer is disposed on the second substrate and is connected to the circuit connection point.

本發明的多層電路板之製造方法包括下列步驟。在第一基板上形成突起狀的多個絕緣凸塊,其中多個絕緣凸塊包括利用3D列印法形成,且絕緣凸塊的材料為陶瓷類材料。於第一基板上形成第一導體層,且第一導體層的一部分位於多個絕緣凸塊的頂部。於第二基板上形成接合膠層。壓合第一基板與第二基板,絕緣凸塊穿過接合膠層及第二基板,並露出頂部。於第二基板上形成第二導體層,且第二導體層電性連接多個絕緣凸塊的頂部的第一導體層。第一導體層及第二導體層包括利用3D列印法形成。The method for manufacturing a multilayer circuit board of the present invention includes the following steps. A plurality of protruding bumps are formed on the first substrate. The plurality of protruding bumps include a 3D printing method, and the material of the protruding bumps is a ceramic material. A first conductor layer is formed on the first substrate, and a part of the first conductor layer is located on top of the plurality of insulating bumps. A bonding glue layer is formed on the second substrate. The first substrate and the second substrate are pressed together, and the insulating bump passes through the bonding adhesive layer and the second substrate, and the top is exposed. A second conductor layer is formed on the second substrate, and the second conductor layer is electrically connected to the first conductor layer on top of the plurality of insulating bumps. The first conductor layer and the second conductor layer are formed by using a 3D printing method.

在本發明的一實施例中,上述的多層電路板之製造方法在利用3D列印法形成多個絕緣凸塊後,更包括進行燒結製程。In an embodiment of the present invention, after the method for manufacturing a multilayer circuit board described above uses a 3D printing method to form a plurality of insulating bumps, it further includes performing a sintering process.

在本發明的一實施例中,於第二基板上形成接合膠層之後,壓合第一基板與第二基板之前,更包括於接合膠層上形成多個開口。In an embodiment of the present invention, after forming the adhesive layer on the second substrate and before pressing the first substrate and the second substrate, the method further includes forming a plurality of openings in the adhesive layer.

在本發明的一實施例中,上述的壓合第一基板與第二基板包括進行熱壓合製程。In an embodiment of the present invention, the above-mentioned laminating the first substrate and the second substrate includes performing a heat-bonding process.

基於上述,本發明利用3D列印技術,以陶瓷類材料來印製凸塊,並搭配3D功能性列印在板材及凸塊上列印導電線路,以製作高密度多層電路板。除了能簡化製程、有效利用材料外,並因使用非金屬材料預製凸塊,可獲得更好之材料特性,避免凸塊在壓合穿刺製程中出現歪斜現象。而列印導電線路除可有效減少材料耗用外,更能提供綠色製程方式,降低對於環境之汙染。Based on the above, the present invention uses 3D printing technology to print bumps with ceramic materials, and 3D functional printing to print conductive lines on plates and bumps to make high-density multilayer circuit boards. In addition to simplifying the process and effectively using materials, and because non-metallic materials are used to prefabricate the bumps, better material characteristics can be obtained, and the skew of the bumps in the press-puncture process can be avoided. In addition to printing conductive lines, which can effectively reduce material consumption, they can also provide a green manufacturing process and reduce environmental pollution.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above features and advantages of the present invention more comprehensible, embodiments are hereinafter described in detail with reference to the accompanying drawings.

請參閱圖1A圖至第1G,其為依據本發明較佳實施例所繪示的多層電路板的製造方法示意圖。Please refer to FIG. 1A to FIG. 1G, which are schematic diagrams of a method for manufacturing a multilayer circuit board according to a preferred embodiment of the present invention.

請參照圖1A,首先提供基板100。此基板100包括絕緣基板,其材質例如是樹脂。然後,在基板100上形成多個絕緣凸塊102。絕緣凸塊的硬度例如大於銀的硬度,亦即絕緣凸塊的硬度例如大於莫氏硬度2.7。絕緣凸塊102的材料包括陶瓷類材料,例如氧化鋯、氧化鋁、二氧化矽、二氧化鈦、氮化矽、碳化矽或其組合。絕緣凸塊102例如利用3D列印法形成,藉由3D列印技術將陶瓷類材料粉末噴印成凸塊狀。此外,利用3D列印技術形成多個絕緣凸塊102後,也可以進行燒結製程,將陶瓷類粉末燒結成陶瓷體。在一實施例中,多個絕緣凸塊102包括利用模板印刷方式形成。而且,利用3D列印技術可一次完成絕緣凸塊的製作,相較於習知使用模板印刷技術者,可節省多次重複製程來完成絕緣凸塊的成本。Referring to FIG. 1A, a substrate 100 is first provided. The substrate 100 includes an insulating substrate, and a material thereof is, for example, a resin. Then, a plurality of insulating bumps 102 are formed on the substrate 100. The hardness of the insulating bump is, for example, greater than the hardness of silver, that is, the hardness of the insulating bump is, for example, greater than the Mohs hardness 2.7. The material of the insulating bump 102 includes a ceramic material, such as zirconia, alumina, silicon dioxide, titanium dioxide, silicon nitride, silicon carbide, or a combination thereof. The insulating bump 102 is formed by, for example, a 3D printing method, and a ceramic material powder is spray-printed into a bump shape by a 3D printing technology. In addition, after the plurality of insulating bumps 102 are formed by using the 3D printing technology, a sintering process may be performed to sinter the ceramic powder into a ceramic body. In one embodiment, the plurality of insulating bumps 102 includes a stencil printing method. In addition, the use of 3D printing technology can complete the production of the insulating bumps at one time, compared with those who are familiar with the use of stencil printing technology, it can save the cost of multiple re-copying processes to complete the insulating bumps.

請參照圖1B,於基板100上形成導體層104。導體層104的一部分位於多個絕緣凸塊102的頂部。導體層104包括利用3D列印法形成。利用3D列印技術,在基板100以及多個絕緣凸塊102列印導線電路圖案(導體層104)。導體層104的材質例如是金、銀、銅、鋁或其它金屬。導體層104包括多個導線,多個導線例如分為延伸部104a以及連接部104b。延伸部104a設置於基板100上,而連接部104b位於絕緣凸塊102的頂部。Referring to FIG. 1B, a conductive layer 104 is formed on the substrate 100. A portion of the conductive layer 104 is located on top of the plurality of insulating bumps 102. The conductive layer 104 is formed by using a 3D printing method. A 3D printing technique is used to print a circuit pattern (conductor layer 104) of a conductive line on the substrate 100 and the plurality of insulating bumps 102. The material of the conductive layer 104 is, for example, gold, silver, copper, aluminum, or other metals. The conductor layer 104 includes a plurality of conductive lines, and the plurality of conductive lines are, for example, divided into an extension portion 104 a and a connection portion 104 b. The extension portion 104 a is disposed on the substrate 100, and the connection portion 104 b is located on the top of the insulating bump 102.

請參照圖1C,準備另一個基板106,並於基板106上形成接合膠層108。此基板106包括絕緣基板,其材質例如是樹脂。接合膠層108例如是熱壓合接合膠層。接合膠層108例如以貼合的方式形成於基板106上。在一實施例中,將接合膠層108貼合於基板106上之前或之後,選擇性地更包括於接合膠層108形成多個開口110。在一實施例中,於接合膠層108形成多個開口110的步驟中,亦可選擇性地同步於基板106上形成開口。多個開口110的形成方法包括雷射光刻法。多個開口110分別對應基板100上的多個絕緣凸塊102形成。於接合膠層108形成多個開口,可避免後續壓合基板100與基板106時,接合膠層108的殘膠溢出。Referring to FIG. 1C, another substrate 106 is prepared, and a bonding adhesive layer 108 is formed on the substrate 106. The substrate 106 includes an insulating substrate, and a material thereof is, for example, a resin. The bonding adhesive layer 108 is, for example, a thermocompression bonding adhesive layer. The adhesive layer 108 is formed on the substrate 106 in a bonding manner, for example. In one embodiment, before or after the bonding adhesive layer 108 is adhered to the substrate 106, the bonding adhesive layer 108 is selectively formed to form a plurality of openings 110. In one embodiment, in the step of forming the plurality of openings 110 in the bonding adhesive layer 108, the openings can also be selectively formed on the substrate 106. A method of forming the plurality of openings 110 includes laser lithography. The plurality of openings 110 are formed corresponding to the plurality of insulating bumps 102 on the substrate 100, respectively. A plurality of openings are formed in the bonding adhesive layer 108, which can prevent the residual adhesive of the bonding adhesive layer 108 from overflowing when the substrate 100 and the substrate 106 are subsequently pressed.

請參照圖1D,壓合基板100與基板106,而使多個絕緣凸塊102經由接合膠層108刺穿基板106,而露出形成有導體層104的多個絕緣凸塊102的頂部。壓合基板100與基板106的方法例如是熱壓法。利用熱壓方式將基板106(絕緣層板)與接合膠層108覆蓋於完成線路之基板100上,並使列印有導線電路圖案(導體層104)之絕緣凸塊102穿透上層之基板106。亦即,絕緣凸塊102穿過接合膠層108及以及基板106,並露出所述頂部。Referring to FIG. 1D, the substrate 100 and the substrate 106 are pressed together, so that the plurality of insulating bumps 102 pierce the substrate 106 through the bonding adhesive layer 108, and the tops of the plurality of insulating bumps 102 with the conductive layer 104 formed are exposed. A method of bonding the substrate 100 and the substrate 106 is, for example, a hot pressing method. The substrate 106 (insulating layer board) and the bonding adhesive layer 108 are covered on the substrate 100 of the completed circuit by a hot pressing method, and the insulating bump 102 printed with the conductor circuit pattern (the conductor layer 104) is penetrated through the upper substrate 106 . That is, the insulating bump 102 passes through the bonding adhesive layer 108 and the substrate 106 and exposes the top.

請參照圖1E,於基板106上形成導體層112,且導體層112電性連接多個絕緣凸塊102的頂部的導體層104。導體層112包括利用3D列印法形成。利用3D列印技術,在基板106以及基板106所暴露導體層104上形成導體層112。導體層112的材質例如是金、銀、銅、鋁或其它金屬。導體層112包括多個導線,多個導線例如分為延伸部112a以及連接部112b。延伸部112a設置於基板106上,而連接部112b位於絕緣凸塊102的頂部。Referring to FIG. 1E, a conductor layer 112 is formed on the substrate 106, and the conductor layer 112 is electrically connected to the conductor layer 104 on top of the plurality of insulating bumps 102. The conductive layer 112 is formed by using a 3D printing method. The conductor layer 112 is formed on the substrate 106 and the conductor layer 104 exposed by the substrate 106 by using a 3D printing technology. The material of the conductive layer 112 is, for example, gold, silver, copper, aluminum, or other metals. The conductive layer 112 includes a plurality of conductive lines, and the plurality of conductive lines are, for example, divided into an extension portion 112 a and a connection portion 112 b. The extending portion 112 a is disposed on the substrate 106, and the connecting portion 112 b is located on the top of the insulating bump 102.

請參照圖1F,準備保護板114,並於保護板114上形成接合膠層116。此保護板114包括絕緣基板,其材質例如是樹脂。接合膠層116例如是熱壓合接合膠層。接合膠層116例如以貼合的方式形成於保護板114。將接合膠層116貼合於保護板114上之後,更包括於保護板114形成多個接點開口118。多個接點開口118的形成方法包括雷射穿孔法。Referring to FIG. 1F, a protective plate 114 is prepared, and a bonding adhesive layer 116 is formed on the protective plate 114. The protective plate 114 includes an insulating substrate, and a material thereof is, for example, resin. The bonding adhesive layer 116 is, for example, a thermocompression bonding adhesive layer. The bonding adhesive layer 116 is formed on the protective plate 114 by bonding, for example. After the bonding adhesive layer 116 is adhered to the protective plate 114, a plurality of contact openings 118 are further formed in the protective plate 114. A method of forming the plurality of contact openings 118 includes a laser perforation method.

請參照圖1G,將保護板114壓合於基板106上,其中接點開口118暴露出基板106上的部分導體層112。將保護板114壓合於基板106上的方法例如是熱壓法。Referring to FIG. 1G, the protective plate 114 is pressed onto the substrate 106, and the contact opening 118 exposes a part of the conductive layer 112 on the substrate 106. A method of pressing the protective plate 114 onto the substrate 106 is, for example, a hot pressing method.

在上述實施例是以形成兩層電路板為例作說明,當然也可以在基板上重複進行形成絕緣凸塊、列印導電圖案、壓合絕緣層板等步驟,之後再將保護板壓合於基板上,而形成兩層以上的電路板。In the above embodiment, the formation of a two-layer circuit board is taken as an example. Of course, the steps of forming an insulating bump, printing a conductive pattern, and pressing an insulating layer board can be repeated on the substrate, and then the protective board is pressed on On the substrate, two or more layers of circuit boards are formed.

圖2A及圖2B是依照本發明的實施例的一種多層電路板的剖面示意圖及線路立體結構圖。在圖2A及圖2B中,構件與圖1A至圖1G相同者,給予相同的標號,並省略其詳細說明。2A and 2B are a schematic cross-sectional view and a three-dimensional structure view of a multilayer circuit board according to an embodiment of the present invention. In FIGS. 2A and 2B, the same components as those in FIGS. 1A to 1G are given the same reference numerals, and detailed descriptions thereof are omitted.

圖2A及圖2B是依照本發明的實施例的一種多層電路板的剖面示意圖及線路立體結構圖。2A and 2B are a schematic cross-sectional view and a three-dimensional structure view of a multilayer circuit board according to an embodiment of the present invention.

如圖2A及圖2B所示,本發明的多層電路板包括多個絕緣凸塊102、導體層104以及導體層112。導體層104以及導體層112以絕緣凸塊102的頂部作為電路連接點120。As shown in FIGS. 2A and 2B, the multilayer circuit board of the present invention includes a plurality of insulating bumps 102, a conductor layer 104, and a conductor layer 112. The conductive layer 104 and the conductive layer 112 use the top of the insulating bump 102 as a circuit connection point 120.

舉例來說,多個絕緣凸塊102設置於基板100與基板106之間,多個絕緣凸塊102的頂部作為電路連接點120。導體層104設置於基板100上,且連接至電路連接點120。導體層112設置於基板106上,且連接至電路連接點120。For example, a plurality of insulating bumps 102 are disposed between the substrate 100 and the substrate 106, and the tops of the plurality of insulating bumps 102 serve as circuit connection points 120. The conductive layer 104 is disposed on the substrate 100 and is connected to the circuit connection point 120. The conductive layer 112 is disposed on the substrate 106 and is connected to the circuit connection point 120.

多個絕緣凸塊102設置於基板100上。絕緣凸塊102的硬度例如大於銀的硬度,亦即絕緣凸塊102的硬度例如大於莫氏硬度2.7,其中絕緣凸塊102的材料包括陶瓷類材料,例如是氧化鋯、氧化鋁、二氧化矽、二氧化鈦、氮化矽、碳化矽或其組合。由於以陶瓷類材料取代導電金屬製作凸塊,可利用材料本身特性,避免凸塊在壓合穿刺製程中出現歪斜現象,確保多層電路板良率與完成品質。A plurality of insulating bumps 102 are disposed on the substrate 100. The hardness of the insulating bump 102 is, for example, greater than the hardness of silver, that is, the hardness of the insulating bump 102 is, for example, greater than the Mohs hardness 2.7. The material of the insulating bump 102 includes ceramic materials, such as zirconia, alumina, and silicon dioxide , Titanium dioxide, silicon nitride, silicon carbide, or a combination thereof. Since the ceramic material is used to replace the conductive metal to make the bumps, the characteristics of the material can be used to avoid the skew of the bumps in the press-puncture process and ensure the yield and completion quality of the multilayer circuit board.

導體層104設置於基板100上,且導體層104的一部分位於多個絕緣凸塊102的頂部。基板106設置於基板100上,具有多個開口110分別暴露多個絕緣凸塊102的頂部的導體層104。The conductive layer 104 is disposed on the substrate 100, and a part of the conductive layer 104 is located on top of the plurality of insulating bumps 102. The substrate 106 is disposed on the substrate 100 and has a plurality of openings 110 that respectively expose the conductive layers 104 on top of the plurality of insulating bumps 102.

導體層112設置於基板106上,導體層112電性連接多個絕緣凸塊102的頂部的導體層104。The conductive layer 112 is disposed on the substrate 106, and the conductive layer 112 is electrically connected to the conductive layer 104 on top of the plurality of insulating bumps 102.

在一實施例中,於基板100與基板106之間更包括接合膠層108。接合膠層108例如為熱壓合接合膠層。In one embodiment, a bonding adhesive layer 108 is further included between the substrate 100 and the substrate 106. The bonding adhesive layer 108 is, for example, a thermocompression bonding adhesive layer.

在一實施例中,於基板106上更設置有保護板114。保護板114與基板106之間更包括接合膠層116。接合膠層116例如為熱壓合接合膠層。In one embodiment, a protective plate 114 is further disposed on the substrate 106. An adhesive layer 116 is further included between the protective plate 114 and the substrate 106. The bonding adhesive layer 116 is, for example, a thermocompression bonding adhesive layer.

在本發明的多層電路板及其製造方法中,利用3D列印技術噴印陶瓷類材料來製作絕緣凸塊,並搭配3D列印技術來列印導電線路(導電層),使絕緣凸塊上之線路形成電路層間之導通連接,取代一般使用之導通孔技術,或是B2it技術中之金屬凸塊。In the multilayer circuit board and the manufacturing method thereof of the present invention, ceramic bumps are printed by 3D printing technology to produce insulating bumps, and 3D printing technology is used to print conductive lines (conductive layers) so that the insulating bumps are on the bumps. The lines form a conductive connection between circuit layers, replacing the commonly used via technology or the metal bumps in B2it technology.

而且,以利用3D列印技術可一次完成絕緣凸塊的製作,使用網板印刷技術則需要多次重複製程來完成絕緣凸塊的製作。以陶瓷類材料取代導電金屬製作凸塊,可利用材料本身特性,避免凸塊在壓合穿刺製程中出現歪斜現象,確保多層電路板良率與完成品質。Moreover, the use of 3D printing technology can complete the production of insulating bumps at one time, and the use of screen printing technology requires multiple re-copying processes to complete the production of insulating bumps. Using ceramic materials instead of conductive metals to make bumps, the characteristics of the material itself can be used to avoid the skew of the bumps during the press-puncture process and ensure the yield and completion quality of the multilayer circuit board.

使用3D列印技術取代傳統蝕刻製程,來完成電路板製作,除了可有效降低多層基板生產複雜度與所需耗材,並可有效降低基板製造時程與成本。Using 3D printing technology to replace the traditional etching process to complete the circuit board production, in addition to effectively reducing the complexity of multi-layer substrate production and the required consumables, and can effectively reduce the substrate manufacturing time and cost.

本發明的多層電路板及其製造方法,於絕緣基板上列印出導電線路,因此可視使用需求而簡易地變更電路佈局,在使用上極具彈性。The multi-layer circuit board and the manufacturing method thereof of the present invention print conductive lines on an insulating substrate. Therefore, the circuit layout can be easily changed according to use requirements, and the use is extremely flexible.

此外,在本發明的多層電路板及其製造方法,因無須用到蝕刻、電鍍製程,更能提供一綠色製程方式,降低對於汙水、廢棄物之處理排放成本。In addition, in the multilayer circuit board and the manufacturing method thereof of the present invention, since an etching and electroplating process is not required, a green manufacturing method can be provided to reduce the disposal and discharge costs of sewage and waste.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed as above with the examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some modifications and retouching without departing from the spirit and scope of the present invention. The protection scope of the present invention shall be determined by the scope of the attached patent application.

100、106‧‧‧基板100, 106‧‧‧ substrate

102‧‧‧絕緣凸塊102‧‧‧Insulated bump

104、112‧‧‧導體層104, 112‧‧‧ Conductor layer

104a、112a‧‧‧延伸部104a, 112a‧‧‧ extension

104b、112b‧‧‧連接部104b, 112b‧‧‧ Connection

108、116‧‧‧接合膠層108, 116‧‧‧ Adhesive layer

110‧‧‧開口110‧‧‧ opening

114‧‧‧保護板114‧‧‧protection plate

118‧‧‧接點開口118‧‧‧ contact opening

120‧‧‧電路連接點120‧‧‧Circuit connection point

圖1A至圖1G是依照本發明的實施例的一種多層電路板的製造方法的示意圖。 圖2A及圖2B是依照本發明的實施例的一種多層電路板的剖面示意圖及線路立體結構圖。1A to 1G are schematic diagrams of a method for manufacturing a multilayer circuit board according to an embodiment of the present invention. 2A and 2B are a schematic cross-sectional view and a three-dimensional structure view of a multilayer circuit board according to an embodiment of the present invention.

Claims (4)

一種多層電路板之製造方法,包括:在第一基板上形成突起狀的多個絕緣凸塊,其中所述多個絕緣凸塊包括利用3D列印法形成,且所述絕緣凸塊的材料為陶瓷類材料;於所述第一基板上形成第一導體層,且所述第一導體層的一部分位於所述多個絕緣凸塊的頂部;於第二基板上形成接合膠層;壓合所述第一基板與所述第二基板,所述絕緣凸塊穿過所述接合膠層及所述第二基板,並露出所述頂部;以及於所述第二基板上形成第二導體層,且所述第二導體層電性連接所述多個絕緣凸塊的所述頂部的所述第一導體層;其中所述第一導體層及所述第二導體層包括利用3D列印法形成。A method for manufacturing a multi-layer circuit board includes: forming a plurality of protruding bumps on a first substrate, wherein the plurality of bumps include a 3D printing method, and a material of the bumps is Ceramic material; forming a first conductor layer on the first substrate, and a part of the first conductor layer is located on top of the plurality of insulating bumps; forming a bonding adhesive layer on the second substrate; The first substrate and the second substrate, the insulating bump passes through the bonding adhesive layer and the second substrate and exposes the top; and a second conductor layer is formed on the second substrate, In addition, the second conductor layer is electrically connected to the first conductor layer on the top of the plurality of insulating bumps; wherein the first conductor layer and the second conductor layer are formed by using a 3D printing method. . 如申請專利範圍第1項所述的多層電路板之製造方法,其中利用3D列印法形成所述多個絕緣凸塊後,更包括進行燒結製程。The method for manufacturing a multilayer circuit board according to item 1 of the scope of patent application, wherein after forming the plurality of insulating bumps by a 3D printing method, a sintering process is further included. 如申請專利範圍第1項所述的多層電路板之製造方法,其中於所述第二基板上形成所述接合膠層之後,壓合所述第一基板與所述第二基板之前,更包括於所述接合膠層上形成多個開口。The method for manufacturing a multilayer circuit board according to item 1 of the scope of patent application, wherein after forming the bonding adhesive layer on the second substrate and before laminating the first substrate and the second substrate, the method further includes: A plurality of openings are formed in the adhesive layer. 如申請專利範圍第1項所述的多層電路板之製造方法,其中壓合所述第一基板與所述第二基板包括進行熱壓合製程。The method for manufacturing a multilayer circuit board according to item 1 of the scope of patent application, wherein laminating the first substrate and the second substrate includes performing a hot-pressing process.
TW105140186A 2016-12-06 2016-12-06 Multi-layer circuit board and manufacturing method thereof TWI672078B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105140186A TWI672078B (en) 2016-12-06 2016-12-06 Multi-layer circuit board and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105140186A TWI672078B (en) 2016-12-06 2016-12-06 Multi-layer circuit board and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW201822598A TW201822598A (en) 2018-06-16
TWI672078B true TWI672078B (en) 2019-09-11

Family

ID=63258198

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105140186A TWI672078B (en) 2016-12-06 2016-12-06 Multi-layer circuit board and manufacturing method thereof

Country Status (1)

Country Link
TW (1) TWI672078B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6166333A (en) * 1998-01-14 2000-12-26 Packard Hughes Interconnect Company Bumps with plural under-bump dielectric layers
TW529146B (en) * 2000-03-31 2003-04-21 Infineon Technologies Ag Electronic component with flexible contact-positions and method for its production
US7592244B2 (en) * 2005-04-04 2009-09-22 Seiko Epson Corporation Semiconductor device and method of manufacturing the same
TW201121375A (en) * 2009-12-11 2011-06-16 Nan Ya Printed Circuit Board Hybrid embedded device structures and fabrication methods thereof
US20140284767A1 (en) * 2013-03-25 2014-09-25 Kabushiki Kaisha Toshiba Mems element

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6166333A (en) * 1998-01-14 2000-12-26 Packard Hughes Interconnect Company Bumps with plural under-bump dielectric layers
TW529146B (en) * 2000-03-31 2003-04-21 Infineon Technologies Ag Electronic component with flexible contact-positions and method for its production
US7592244B2 (en) * 2005-04-04 2009-09-22 Seiko Epson Corporation Semiconductor device and method of manufacturing the same
TW201121375A (en) * 2009-12-11 2011-06-16 Nan Ya Printed Circuit Board Hybrid embedded device structures and fabrication methods thereof
US20140284767A1 (en) * 2013-03-25 2014-09-25 Kabushiki Kaisha Toshiba Mems element

Also Published As

Publication number Publication date
TW201822598A (en) 2018-06-16

Similar Documents

Publication Publication Date Title
JP4291279B2 (en) Flexible multilayer circuit board
JP4538486B2 (en) Multilayer substrate and manufacturing method thereof
JP2008300636A (en) Printed wiring board, its manufacturing method, electronic component housing board using the printed wiring board and its manufacturing method
JP2005045013A (en) Circuit module and its manufacturing method
JP2012079994A (en) Component built-in printed circuit board and its manufacturing method
JP2007266196A (en) Multilayer printed-wiring board and manufacturing method thereof
KR100990576B1 (en) A printed circuit board comprising a high density external circuit pattern and method for manufacturing the same
JP2011159855A (en) Partially multilayer printed circuit board, and method of manufacturing the same
US10609824B2 (en) Manufacturing method of a multi-layer circuit board
JP2004140018A (en) Process for producing multilayer board, multilayer board, and mobile apparatus using it
JP2008258357A (en) Rigid flexible board and manufacturing method thereof
JP4939519B2 (en) Multilayer circuit board manufacturing method
TWI672078B (en) Multi-layer circuit board and manufacturing method thereof
JP5134194B2 (en) Component built-in device and manufacturing method
JP4728054B2 (en) Multilayer wiring substrate, multilayer wiring substrate manufacturing method, and multilayer wiring board
CN103889169B (en) Package substrate and preparation method thereof
JP3830911B2 (en) Manufacturing method of multilayer wiring board
JP2008258358A (en) Rigid flexible board and manufacturing method thereof
JP2008288612A (en) Multilayer wiring board, and method of manufacturing the same
KR101093173B1 (en) A build-up printed circuit board with via-holes of stack type using bump structure and Manufacturing method of the same, Detachable Carrier using manufacturing method of the same
TWI479974B (en) Method for forming printed circuit boards
JP2022178380A (en) Electronic component built-in substrate
JP6016017B2 (en) Manufacturing method of printed wiring board with adhesive sheet and manufacturing method of bonded printed wiring board using the same
JP2011044523A (en) Resin multilayer substrate and method of manufacturing the same
JP2009129933A (en) Multilayer printed wiring board and method of manufacturing the same