TWI629661B - Overclocking display method and display - Google Patents
Overclocking display method and display Download PDFInfo
- Publication number
- TWI629661B TWI629661B TW106135448A TW106135448A TWI629661B TW I629661 B TWI629661 B TW I629661B TW 106135448 A TW106135448 A TW 106135448A TW 106135448 A TW106135448 A TW 106135448A TW I629661 B TWI629661 B TW I629661B
- Authority
- TW
- Taiwan
- Prior art keywords
- timing specification
- display
- processing unit
- scaling processing
- frequency
- Prior art date
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
一種超頻顯示方法，用於控制一具有幀率控制機制 (Frame Rate Control,FRC)之顯示器，該超頻顯示方法包含一儲存單元儲存一最大時序規格、一最小時序規格及一標準時序規格。一縮放處理單元判斷一輸入訊號並未包含一顯示頻率調控(FreeSync)訊號時，該縮放處理單元判斷輸入訊號包含的一視頻訊號的一時序規格是否在該最小時序規格與該最大時序規格界定的範圍內，若是，該縮放處理單元關閉該幀率控制機制，並根據該視頻訊號的該時序規格設定該顯示器之一顯示面板的一顯示頻率，若否，該縮放處理單元開啟該幀率控制機制，並根據該標準時序規格設定該顯示面板的該顯示頻率。An overclocking display method for controlling a frame rate control (FRC) display, the overclocking display method comprising a storage unit storing a maximum timing specification, a minimum timing specification, and a standard timing specification. When the scaling processing unit determines that an input signal does not include a display frequency control (FreeSync) signal, the scaling processing unit determines whether a timing specification of a video signal included in the input signal is defined by the minimum timing specification and the maximum timing specification. If yes, the scaling processing unit turns off the frame rate control mechanism, and sets a display frequency of the display panel of one of the displays according to the timing specification of the video signal. If not, the scaling processing unit turns on the frame rate control mechanism. And setting the display frequency of the display panel according to the standard timing specification.
Description
本發明是有關於一種顯示方法，特別是指一種超頻顯示方法。本發明還有關於一種具有超頻顯示功能的顯示器。The present invention relates to a display method, and more particularly to an overclocking display method. The invention further relates to a display having an overclocking display function.
不管是一般顯示器或者是能支援FreeSync的顯示器，由於該等顯示器之最大螢幕掃描頻率都會被預設低於該顯示器實際所能達到的最大螢幕掃描頻率，因此，當顯示卡輸出的幀率(Frame per Second,FPS)超過該顯示器預設的最大螢幕掃描頻率時，該顯示器只能顯示預設的最大螢幕掃描頻率。Whether it is a general display or a display that can support FreeSync, since the maximum screen scanning frequency of these displays will be preset lower than the maximum screen scanning frequency that the display can actually achieve, therefore, when the frame rate of the display card is output (Frame Per Second, FPS) When the maximum screen scan frequency preset by the monitor is exceeded, the monitor can only display the preset maximum screen scan frequency.
因此，本發明之目的，即在提供一種能夠讓顯示器的最大螢幕掃描頻率超越其預設頻率之超頻顯示方法。Accordingly, it is an object of the present invention to provide an overclocked display method that enables the maximum screen scanning frequency of the display to exceed its preset frequency.
本發明之另一目的，即在提供一種能夠讓其最大螢幕掃描頻率超越其預設頻率的顯示器。Another object of the present invention is to provide a display that allows its maximum screen scanning frequency to exceed its preset frequency.
於是，本發明超頻顯示方法，用於控制一具有幀率控制機制之顯示器，該超頻顯示方法包含：步驟(A)該顯示器之一儲存單元儲存一最大時序規格、一最小時序規格及一標準時序規格；步驟(B) 該顯示器的一縮放處理單元判斷一輸入訊號並未包含一顯示頻率調控(FreeSync)訊號時，該縮放處理單元進行步驟(C)；步驟(C)該縮放處理單元判斷輸入訊號包含的一視頻訊號的一時序規格是否在該最小時序規格與該最大時序規格界定的範圍內，若是，進行步驟(D)，若否，進行步驟(E)；步驟(D)該縮放處理單元關閉該幀率控制機制，並根據該視頻訊號的該時序規格設定該顯示器之一顯示面板的一顯示頻率；及步驟(E) 該縮放處理單元開啟該幀率控制機制，並根據該標準時序規格設定該顯示器之該顯示面板的該顯示頻率。Therefore, the overclocking display method of the present invention is for controlling a display having a frame rate control mechanism, the overclocking display method comprising: step (A) storing, by a storage unit, a maximum timing specification, a minimum timing specification, and a standard timing Specification (B) When a scaling processing unit of the display determines that an input signal does not include a display frequency control (FreeSync) signal, the scaling processing unit performs step (C); and (C) the scaling processing unit determines the input. Whether a timing specification of a video signal included in the signal is within a range defined by the minimum timing specification and the maximum timing specification, and if yes, performing step (D), if not, performing step (E); and step (D) performing the scaling processing The unit turns off the frame rate control mechanism, and sets a display frequency of the display panel of one of the displays according to the timing specification of the video signal; and step (E) the scaling processing unit turns on the frame rate control mechanism, and according to the standard timing The specification sets the display frequency of the display panel of the display.
在一些實施態樣中，在步驟(B)中，該縮放處理單元判斷輸入訊號包含該顯示頻率調控訊號時，還進行下列步驟：步驟(F)該縮放處理單元關閉該幀率控制機制，並根據該視頻訊號的該時序規格設定該顯示器之該顯示面板的該顯示頻率。In some implementations, in step (B), when the scaling processing unit determines that the input signal includes the display frequency adjustment signal, the following steps are further performed: step (F) the scaling processing unit turns off the frame rate control mechanism, and Setting the display frequency of the display panel of the display according to the timing specification of the video signal.
在一些實施態樣中，在步驟(C)中，該縮放處理單元判斷輸入訊號包含的該視頻訊號的該時序規格的一垂直掃描頻率是否在該最小時序規格的一垂直掃描頻率與該最大時序規格的一垂直掃描頻率界定的範圍內，若是，進行步驟(D)，若否，進行步驟(E)。In some implementations, in step (C), the scaling processing unit determines whether a vertical scanning frequency of the timing specification of the video signal included in the input signal is at a vertical scanning frequency and the maximum timing of the minimum timing specification. Within the range defined by a vertical scan frequency of the specification, if yes, proceed to step (D), and if not, proceed to step (E).
在一些實施態樣中，在步驟(C)中，該縮放處理單元判斷該視頻訊號的該時序規格的一垂直掃描頻率是否在該最小時序規格的該垂直掃描頻率與該最大時序規格的該垂直掃描頻率界定的範圍內，若否，進行步驟(E)，若是，該縮放處理單元進一步判斷該視頻訊號的該時序規格的一水平掃描頻率是否在該最小時序規格的一水平掃描頻率與該最大時序規格的一水平掃描頻率界定的範圍內，若是，進行步驟(D)，若否，進行步驟(E)。In some implementations, in step (C), the scaling processing unit determines whether a vertical scan frequency of the timing specification of the video signal is at the vertical scan frequency of the minimum timing specification and the vertical of the maximum timing specification Within the range defined by the scanning frequency, if not, performing step (E), and if so, the scaling processing unit further determines whether a horizontal scanning frequency of the timing specification of the video signal is at a horizontal scanning frequency of the minimum timing specification and the maximum Within the range defined by the horizontal scanning frequency of the timing specification, if yes, proceed to step (D), and if not, proceed to step (E).
在一些實施態樣中，在步驟(C)中，該縮放處理單元判斷該視頻訊號的該時序規格的一垂直掃描頻率是否在該最小時序規格的該垂直掃描頻率與該最大時序規格的該垂直掃描頻率界定的範圍內，若否，進行步驟(E)，若是，該縮放處理單元進一步判斷該視頻訊號的該時序規格的一水平掃描頻率是否在該最小時序規格的一水平掃描頻率與該最大時序規格的一水平掃描頻率界定的範圍內，若是，該縮放處理單元進一步判斷該視頻訊號的該時序規格的一畫素時脈(Pixel Clock)是否超過該最大時序規格的一畫素時脈的一預設值，若是，進行步驟(D)，若否，進行步驟(E)。In some implementations, in step (C), the scaling processing unit determines whether a vertical scan frequency of the timing specification of the video signal is at the vertical scan frequency of the minimum timing specification and the vertical of the maximum timing specification Within the range defined by the scanning frequency, if not, performing step (E), and if so, the scaling processing unit further determines whether a horizontal scanning frequency of the timing specification of the video signal is at a horizontal scanning frequency of the minimum timing specification and the maximum Within a range defined by a horizontal scanning frequency of the timing specification, if the scaling processing unit further determines whether a Pixel Clock of the timing specification of the video signal exceeds a pixel clock of the maximum timing specification A predetermined value, if yes, proceed to step (D), and if not, proceed to step (E).
在一些實施態樣中，在步驟(D)中，該縮放處理單元是根據該視頻訊號的該時序規格中包含的一垂直掃描頻率設定該顯示面板的該顯示頻率；且在步驟(E)中，該縮放處理單元是根據該標準時序規格中包含的一垂直掃描頻率設定該顯示面板的該顯示頻率。In some implementations, in step (D), the scaling processing unit sets the display frequency of the display panel according to a vertical scanning frequency included in the timing specification of the video signal; and in step (E) The scaling processing unit sets the display frequency of the display panel according to a vertical scanning frequency included in the standard timing specification.
本發明實現上述超頻顯示方法的顯示器包含一儲存單元、一顯示面板，及一縮放處理單元。該儲存單元用於儲存一最大時序規格、一最小時序規格及一標準時序規格。該縮放處理單元電連接該儲存單元及該顯示面板。該縮放處理單元判斷一輸入訊號並未包含一顯示頻率調控訊號時，該縮放處理單元判斷該輸入訊號包含的一視頻訊號的一時序規格是否在該最小時序規格與該最大時序規格界定的範圍內；若是，則該縮放處理單元關閉該幀率控制機制，並根據該視頻訊號的該時序規格設定該顯示面板的一顯示頻率；若否，則該縮放處理單元開啟該幀率控制機制，並根據該標準時序規格設定該顯示面板的該顯示頻率。The display of the present invention for implementing the above overclocking display method comprises a storage unit, a display panel, and a scaling processing unit. The storage unit is configured to store a maximum timing specification, a minimum timing specification, and a standard timing specification. The scaling processing unit electrically connects the storage unit and the display panel. When the scaling processing unit determines that an input signal does not include a display frequency adjustment signal, the scaling processing unit determines whether a timing specification of a video signal included in the input signal is within a range defined by the minimum timing specification and the maximum timing specification. If yes, the scaling processing unit turns off the frame rate control mechanism, and sets a display frequency of the display panel according to the timing specification of the video signal; if not, the scaling processing unit turns on the frame rate control mechanism, and according to The standard timing specification sets the display frequency of the display panel.
本發明之功效在於藉由該縮放處理單元主動判斷顯示頻率調控訊號，以及判斷視頻訊號之時序規格是否超過顯示器之顯示頻率範圍，在未超過的前提下進一步依據視頻訊號之時序規格顯示輸出，使得大幅提升顯示效能，並同時確保顯示器之運作安全。The effect of the present invention is that the scaling processing unit actively determines the display frequency control signal, and determines whether the timing specification of the video signal exceeds the display frequency range of the display, and further displays the output according to the timing specification of the video signal without exceeding the condition. Significantly improve display performance while ensuring the safe operation of the display.
參閱圖1，是本發明顯示器1之一實施例，該顯示器1 是一平面顯示器且電連接一電腦主機2，且具有幀率控制機制 (Frame Rate Control,簡稱FRC)，該顯示器1主要包含一儲存單元11、一縮放處理單元(或稱縮放處理器，Scaler IC)12，及一顯示面板13。該縮放處理單元12電連接該儲存單元11及該顯示面板13。Referring to FIG. 1 , an embodiment of the display 1 of the present invention is a flat display and is electrically connected to a computer host 2 and has a frame rate control mechanism (FRC). The display 1 mainly includes a frame. The storage unit 11, a scaling processing unit (or scaler processor) 12, and a display panel 13. The scaling processing unit 12 is electrically connected to the storage unit 11 and the display panel 13.
該儲存單元11用於儲存一最大時序規格、一最小時序規格及一標準時序規格。於本例中，該最大時序規格、該最小時序規格，及該標準時序規格分別包含一垂直掃描頻率及一水平掃描頻率，該等垂直掃描頻率分別為144Hz，48Hz，120Hz，該等水平掃描頻率分別為180 KHz、30 KHz、120 KHz，此外，該最大時序規格還包含一畫素時脈(Pixel Clock)的一預設值，該畫素時脈的該預設值為340MHz，但不以此為限，該等垂直掃描頻率、該等水平掃描頻率，及該畫素時脈亦可視實際需求設定其他不同的頻率值。The storage unit 11 is configured to store a maximum timing specification, a minimum timing specification, and a standard timing specification. In this example, the maximum timing specification, the minimum timing specification, and the standard timing specification respectively include a vertical scanning frequency and a horizontal scanning frequency, and the vertical scanning frequencies are 144 Hz, 48 Hz, and 120 Hz, respectively. 180 KHz, 30 KHz, and 120 KHz, respectively. In addition, the maximum timing specification further includes a preset value of a Pixel Clock. The preset value of the pixel clock is 340 MHz, but not For this reason, the vertical scanning frequency, the horizontal scanning frequency, and the pixel clock may also set other different frequency values according to actual needs.
參閱圖1和圖2，說明藉由該顯示器1實施本發明超頻顯示方法的一實施例的流程步驟。Referring to Figures 1 and 2, the flow steps of an embodiment of the overclocking display method of the present invention implemented by the display 1 will be described.
首先，如步驟S01所示，該顯示器1接受來自電腦主機2的輸入訊號。在本實施例中，該輸入訊號包含一顯示頻率調控(FreeSync)訊號和一視頻訊號或者至少包含該視頻訊號，且該視頻訊號經該縮放處理單元12分析後，該縮放處理單元12能得知該視頻訊號的一時序規格包含的一水平掃描頻率、一垂直掃描頻率，及一畫素時脈，其中垂直掃描頻率為例如144Hz，水平掃描頻率例如180 KHz，畫素時脈例如為340 MHz。First, as shown in step S01, the display 1 accepts an input signal from the host computer 2. In this embodiment, the input signal includes a display frequency control (FreeSync) signal and a video signal or at least the video signal, and the video signal is analyzed by the scaling processing unit 12, and the scaling processing unit 12 can learn A timing specification of the video signal includes a horizontal scanning frequency, a vertical scanning frequency, and a pixel clock, wherein the vertical scanning frequency is, for example, 144 Hz, the horizontal scanning frequency is, for example, 180 KHz, and the pixel clock is, for example, 340 MHz.
接著如步驟S02所示，該顯示器1之該縮放處理單元12判斷該輸入訊號中是否包含一顯示頻率調控訊號。若是，如步驟S03所示，該縮放處理單元12關閉該幀率控制機制，並根據該視頻訊號的該時序規格包含的該垂直掃描頻率設定該顯示器1之該顯示面板13的一顯示頻率。亦即該垂直掃描頻率為144Hz，因此該顯示面板13的該顯示頻率即為144Hz。Then, as shown in step S02, the scaling processing unit 12 of the display 1 determines whether the input signal includes a display frequency adjustment signal. If so, as shown in step S03, the scaling processing unit 12 turns off the frame rate control mechanism, and sets a display frequency of the display panel 13 of the display 1 according to the vertical scanning frequency included in the timing specification of the video signal. That is, the vertical scanning frequency is 144 Hz, so the display frequency of the display panel 13 is 144 Hz.
反之，若在步驟S02中，該縮放處理單元12判斷該輸入訊號中未包含顯示頻率調控訊號時，則如步驟S04所示，該縮放處理單元12判斷該視頻訊號的該時序規格是否在該儲存單元11所儲存之該最小時序規格與該最大時序規格界定的範圍內。在本實施例中，是以該等時序規格所包含的垂直掃描頻率作為該等範圍的界定，例如48 ~144 Hz。On the other hand, if the scaling processing unit 12 determines in step S02 that the display frequency adjustment signal is not included in the input signal, the scaling processing unit 12 determines whether the timing specification of the video signal is in the storage, as shown in step S04. The minimum timing specification stored by unit 11 is within the range defined by the maximum timing specification. In this embodiment, the vertical scanning frequency included in the timing specifications is defined as the range, for example, 48 to 144 Hz.
參閱圖2及圖3，因此，於本例中，該步驟S04還包含一步驟S41，該縮放處理單元12判斷該視頻訊號的該時序規格的該垂直掃描頻率是否在該最小時序規格的該垂直掃描頻率與該最大時序規格界定的該垂直掃描頻率範圍內，例如該視頻訊號的垂直掃描頻率為144HZ。Referring to FIG. 2 and FIG. 3, in this example, the step S04 further includes a step S41, and the scaling processing unit 12 determines whether the vertical scanning frequency of the timing specification of the video signal is at the vertical of the minimum timing specification. The scanning frequency and the vertical scanning frequency range defined by the maximum timing specification, for example, the vertical scanning frequency of the video signal is 144 Hz.
若該視頻訊號的該時序規格的該垂直掃描頻率未超出或未低於該最大時序規格與該最小時序規格界定的範圍，則如步驟S05所示，該縮放處理單元12關閉該幀率控制機制，並根據該視頻訊號的該垂直掃描頻率設定該顯示器1之該顯示面板13的該顯示頻率。因此，該顯示頻率即為該視頻訊號的該垂直掃描頻率144Hz。If the vertical scanning frequency of the timing specification of the video signal does not exceed or is not lower than the range defined by the maximum timing specification and the minimum timing specification, the scaling processing unit 12 turns off the frame rate control mechanism as shown in step S05. And setting the display frequency of the display panel 13 of the display 1 according to the vertical scanning frequency of the video signal. Therefore, the display frequency is the vertical scanning frequency of the video signal of 144 Hz.
反之，若該縮放處理單元12判斷該視頻訊號的該時序規格並不在該最小時序規格與該最大時序規格界定的範圍內時，例如該視頻訊號的垂直掃描頻率為150Hz， 則如步驟S06所示，該縮放處理單元12開啟該幀率控制機制，並根據該標準時序規格中包含的該垂直掃描頻率設定該顯示器1之該顯示面板13的該顯示頻率。例如該標準時序規格中包含的該垂直掃描頻率為120Hz，則該顯示面板13的該顯示頻率即為120Hz。On the other hand, if the scaling processing unit 12 determines that the timing specification of the video signal is not within the range defined by the minimum timing specification and the maximum timing specification, for example, the vertical scanning frequency of the video signal is 150 Hz, as shown in step S06. The scaling processing unit 12 turns on the frame rate control mechanism and sets the display frequency of the display panel 13 of the display 1 according to the vertical scanning frequency included in the standard timing specification. For example, if the vertical scanning frequency included in the standard timing specification is 120 Hz, the display frequency of the display panel 13 is 120 Hz.
參閱圖2及圖4，在另一實施方式中，在步驟S04中是以該等時序規格所包含的垂直掃描頻率及水平掃描頻率作為該等範圍的界定，該垂直掃描頻率範圍同第一實施例之48 ~144 Hz，該水平掃描頻率範圍例如在30 ~180 KHz間，因此，在步驟S41，該縮放處理單元12判斷該視頻訊號的該時序規格的一垂直掃描頻率是否在該最小時序規格的該垂直掃描頻率與該最大時序規格的該垂直掃描頻率界定的範圍內，若否，進行步驟S06，若是，在步驟S04中還包含一步驟S42，該縮放處理單元12進一步判斷該視頻訊號的該時序規格的一水平掃描頻率是否在該最小時序規格的一水平掃描頻率與該最大時序規格的一水平掃描頻率界定的範圍內，若是，進行步驟S05，若否，進行步驟S06。Referring to FIG. 2 and FIG. 4, in another embodiment, the vertical scanning frequency and the horizontal scanning frequency included in the timing specifications are defined as the ranges in step S04, and the vertical scanning frequency range is the same as the first implementation. For example, 48 to 144 Hz, the horizontal scanning frequency range is, for example, between 30 and 180 KHz. Therefore, in step S41, the scaling processing unit 12 determines whether a vertical scanning frequency of the timing specification of the video signal is at the minimum timing specification. The vertical scanning frequency is within a range defined by the vertical scanning frequency of the maximum timing specification. If not, step S06 is performed. If yes, step S04 further includes a step S42, and the scaling processing unit 12 further determines the video signal. Whether a horizontal scanning frequency of the timing specification is within a range defined by a horizontal scanning frequency of the minimum timing specification and a horizontal scanning frequency of the maximum timing specification, if yes, step S05 is performed, and if no, step S06 is performed.
參閱圖2及圖5，在另一實施方式中，在步驟S04中是以該等時序規格所包含的垂直掃描頻率、水平掃描頻率，及畫素時脈作為該等範圍的界定，該垂直掃描頻率範圍例如在48 ~144 Hz間，該水平掃描頻率範圍例如在30 ~180KHz間，以及該畫素時脈例如為340 MHz，因此，在步驟S41中，該縮放處理單元12判斷該視頻訊號的該時序規格的一垂直掃描頻率是否在該最小時序規格的該垂直掃描頻率與該最大時序規格的該垂直掃描頻率界定的範圍內，若否，進行步驟S06，若是，進行步驟S42，該縮放處理單元12進一步判斷該視頻訊號的該時序規格的一水平掃描頻率是否在該最小時序規格的一水平掃描頻率與該最大時序規格的一水平掃描頻率界定的範圍內，若是，該步驟S04中還包含一步驟S43，該縮放處理單元12進一步判斷該視頻訊號的該時序規格的該畫素時脈是否超過該最大時序規格的該畫素時脈的該預設值，若是，進行步驟S05，若否，進行步驟S06。Referring to FIG. 2 and FIG. 5, in another embodiment, in step S04, the vertical scanning frequency, the horizontal scanning frequency, and the pixel clock included in the timing specifications are defined as the ranges, and the vertical scanning is performed. The frequency range is, for example, between 48 and 144 Hz, the horizontal scanning frequency range is, for example, between 30 and 180 KHz, and the pixel clock is, for example, 340 MHz. Therefore, in step S41, the scaling processing unit 12 determines the video signal. Whether a vertical scanning frequency of the timing specification is within a range defined by the vertical scanning frequency of the minimum timing specification and the vertical scanning frequency of the maximum timing specification, and if not, proceeding to step S06, and if yes, performing step S42, the scaling processing The unit 12 further determines whether a horizontal scanning frequency of the timing specification of the video signal is within a range defined by a horizontal scanning frequency of the minimum timing specification and a horizontal scanning frequency of the maximum timing specification, and if so, the step S04 further includes In step S43, the scaling processing unit 12 further determines whether the pixel clock of the timing specification of the video signal exceeds the maximum time. The default value when the specifications of the pixel clock, and if so, step S05, and if not, to step S06.
綜上所述，本發明顯示器1藉由儲存單元11儲存一最大時序規格、一最小時序規格及一標準時序規格，並於接受到來自電腦主機2的該輸入訊號時，即判斷該輸入訊號中是否包含該顯示頻率調控(FreeSync)訊號，若未包含該顯示頻率調控(FreeSync)訊號，則進一步判斷該輸入訊號中包含的視頻訊號的時序規格是否在該顯示器1之最大時序規格及最小時序規格界定的範圍內，若是，則使該顯示器1之該顯示頻率能與該視頻訊號之該時序規格之該垂直掃描頻率同步，藉此提升顯示器1之顯示效能，供使用者能觀看流暢的畫面，另外，當該視頻訊號之該時序規格未在該顯示器1之最大時序規格及最小時序規格界定的範圍內時能啟動該幀率控制機制，使顯示器1仍能以標準時序規格顯示，故確實能達成本發明之目的。In summary, the display unit 1 of the present invention stores a maximum timing specification, a minimum timing specification, and a standard timing specification by the storage unit 11, and determines the input signal when receiving the input signal from the host computer 2. Whether the display frequency control (FreeSync) signal is included, if the display frequency control (FreeSync) signal is not included, further determining whether the timing specification of the video signal included in the input signal is at the maximum timing specification and minimum timing specification of the display 1 Within the defined range, if so, the display frequency of the display 1 can be synchronized with the vertical scanning frequency of the timing specification of the video signal, thereby improving the display performance of the display 1 for the user to view a smooth picture. In addition, when the timing specification of the video signal is not within the range defined by the maximum timing specification and the minimum timing specification of the display 1, the frame rate control mechanism can be activated, so that the display 1 can still be displayed in the standard timing specification, so The object of the invention is achieved.
惟以上所述者，僅為本發明之實施例而已，當不能以此限定本發明實施之範圍，凡是依本發明申請專利範圍及專利說明書內容所作之簡單的等效變化與修飾，皆仍屬本發明專利涵蓋之範圍內。However, the above is only the embodiment of the present invention, and the scope of the invention is not limited thereto, and all the equivalent equivalent changes and modifications according to the scope of the patent application and the patent specification of the present invention are still The scope of the invention is covered.
‧‧‧顯示器
11‧‧‧儲存單元
12‧‧‧縮放處理單元
13‧‧‧顯示面板
2‧‧‧電腦主機
S01~S06‧‧‧流程步驟‧‧‧monitor
11‧‧‧ storage unit
12‧‧‧Zoom processing unit
13‧‧‧ display panel
2‧‧‧Computer host
S01~S06‧‧‧ Process steps
本發明之其他的特徵及功效，將於參照圖式的實施方式中清楚地呈現，其中： 圖1是本發明顯示器的一實施例的一硬體連接關係示意圖，用於說明該顯示器接收來自一電腦主機的一輸入訊號； 圖2是本發明超頻顯示方法的一實施例的主要流程圖，說明該顯示器接收該輸入訊號時進行顯示頻率設定的步驟； 圖3是本發明超頻顯示方法的一實施例的部分流程圖，說明該縮放處理單元判斷該視頻訊號的時序規格的步驟； 圖4是本發明超頻顯示方法的另一實施例的部分流程圖，說明該縮放處理單元判斷該視頻訊號的時序規格的步驟；及 圖5是本發明超頻顯示方法的再一實施例的部分流程圖，說明該縮放處理單元判斷該視頻訊號的時序規格的步驟。Other features and advantages of the present invention will be apparent from the embodiments of the present invention, wherein: Figure 1 is a schematic diagram of a hardware connection relationship of an embodiment of the display of the present invention for illustrating that the display is received from a FIG. 2 is a main flow chart of an embodiment of the overclocking display method of the present invention, illustrating a step of setting a display frequency when the display receives the input signal; FIG. 3 is an implementation of the overclocking display method of the present invention. Part of the flowchart of the example, the step of determining the timing specification of the video signal by the scaling processing unit; FIG. 4 is a partial flowchart of another embodiment of the overclocking display method of the present invention, illustrating that the scaling processing unit determines the timing of the video signal The steps of the specification; and FIG. 5 is a partial flowchart of still another embodiment of the overclocking display method of the present invention, illustrating the steps of the scaling processing unit determining the timing specification of the video signal.
Claims (12)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW106135448A TWI629661B (en) | 2017-10-17 | 2017-10-17 | Overclocking display method and display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW106135448A TWI629661B (en) | 2017-10-17 | 2017-10-17 | Overclocking display method and display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI629661B true TWI629661B (en) | 2018-07-11 |
| TW201917690A TW201917690A (en) | 2019-05-01 |
Family
ID=63640396
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW106135448A TWI629661B (en) | 2017-10-17 | 2017-10-17 | Overclocking display method and display |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI629661B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109743517A (en) * | 2019-01-21 | 2019-05-10 | 合肥惠科金扬科技有限公司 | A kind of display pattern setting method, display and terminal device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI770697B (en) * | 2020-11-30 | 2022-07-11 | 聯聚電子股份有限公司 | Image capturing device and method thereof |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200304327A (en) * | 2002-03-04 | 2003-09-16 | Macronix Int Co Ltd | Method and apparatus for bridging different video format |
| US20060012712A1 (en) * | 2004-07-16 | 2006-01-19 | Greenforest Consulting, Inc | Locking display pixel clock to input frame rate |
| US20060158554A1 (en) * | 2005-01-18 | 2006-07-20 | Samsung Electronics Co., Ltd | Method for generating a video pixel clock and apparatus for performing the same |
| CN1917572A (en) * | 2005-08-18 | 2007-02-21 | 三星电子株式会社 | Display apparatus and control method thereof |
| TW200847125A (en) * | 2007-05-18 | 2008-12-01 | Au Optronics Corp | Video scaling apparatus and method of the same |
| CN101315741A (en) * | 2007-05-28 | 2008-12-03 | 瑞昱半导体股份有限公司 | Pattern detection circuit and method thereof |
| CN101953150A (en) * | 2007-12-20 | 2011-01-19 | Ati技术无限责任公司 | Method, apparatus and machine-readable medium for describing video processing |
| CN101989401A (en) * | 2009-07-31 | 2011-03-23 | 晨星软件研发(深圳)有限公司 | Time schedule controller for display device and relevant method thereof |
| TW201133333A (en) * | 2010-03-23 | 2011-10-01 | Panavio Technology Ltd | Display simulation device |
| CN102647604A (en) * | 2011-02-18 | 2012-08-22 | 乐金显示有限公司 | Image display device |
| CN105744358A (en) * | 2016-03-18 | 2016-07-06 | 青岛海信电器股份有限公司 | Video play processing method and device |
-
2017
- 2017-10-17 TW TW106135448A patent/TWI629661B/en active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200304327A (en) * | 2002-03-04 | 2003-09-16 | Macronix Int Co Ltd | Method and apparatus for bridging different video format |
| US20060012712A1 (en) * | 2004-07-16 | 2006-01-19 | Greenforest Consulting, Inc | Locking display pixel clock to input frame rate |
| US20060158554A1 (en) * | 2005-01-18 | 2006-07-20 | Samsung Electronics Co., Ltd | Method for generating a video pixel clock and apparatus for performing the same |
| CN1917572A (en) * | 2005-08-18 | 2007-02-21 | 三星电子株式会社 | Display apparatus and control method thereof |
| TW200847125A (en) * | 2007-05-18 | 2008-12-01 | Au Optronics Corp | Video scaling apparatus and method of the same |
| CN101315741A (en) * | 2007-05-28 | 2008-12-03 | 瑞昱半导体股份有限公司 | Pattern detection circuit and method thereof |
| CN101953150A (en) * | 2007-12-20 | 2011-01-19 | Ati技术无限责任公司 | Method, apparatus and machine-readable medium for describing video processing |
| CN101989401A (en) * | 2009-07-31 | 2011-03-23 | 晨星软件研发(深圳)有限公司 | Time schedule controller for display device and relevant method thereof |
| TW201133333A (en) * | 2010-03-23 | 2011-10-01 | Panavio Technology Ltd | Display simulation device |
| CN102647604A (en) * | 2011-02-18 | 2012-08-22 | 乐金显示有限公司 | Image display device |
| CN105744358A (en) * | 2016-03-18 | 2016-07-06 | 青岛海信电器股份有限公司 | Video play processing method and device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109743517A (en) * | 2019-01-21 | 2019-05-10 | 合肥惠科金扬科技有限公司 | A kind of display pattern setting method, display and terminal device |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201917690A (en) | 2019-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI280784B (en) | Image processor, image processing method, and image processing program | |
| US20080055318A1 (en) | Dynamic frame rate adjustment | |
| WO2016111263A1 (en) | Image data output device, image data output method, integrated circuit, and image display device | |
| TWI629661B (en) | Overclocking display method and display | |
| WO2015165013A1 (en) | Method for displaying data on screen and display control apparatus | |
| TW201331924A (en) | Backlight modulation over external display interfaces to save power | |
| JP2019532566A (en) | Video processing apparatus and recording medium | |
| CN113225619A (en) | Frame rate self-adaption method, device, equipment and readable storage medium | |
| WO2017092345A1 (en) | Display method and device for virtual device image | |
| JP4898763B2 (en) | Electronics | |
| EP2611139A2 (en) | Display apparatus and control method thereof | |
| JP5628484B2 (en) | Display method and display device using the same | |
| JP2023095936A (en) | Video processing apparatus, video processing method and control program | |
| CN110992862A (en) | Method for performing display control on electronic device, main processor and display panel | |
| JP2020108138A (en) | Video processing apparatus and video processing method thereof | |
| JP2002281346A (en) | Gradation correcting device | |
| TWM505008U (en) | Video bridge device and video output system | |
| US9218649B2 (en) | Image projection apparatus, control method, and program | |
| TW201541449A (en) | Display device and image display method | |
| JP2012063547A (en) | Image processing apparatus and image processing method | |
| JP2022092667A (en) | Image processing device and image processing method | |
| TW201618032A (en) | Image processing method and display apparatus | |
| WO2017212804A1 (en) | Image display device, method for controlling image display device, and control program for image display device | |
| US11303825B2 (en) | Information processing method and electronic apparatus | |
| JP2015162252A (en) | Video recording device |