TWI584388B - Semiconductor device manufacturing method - Google Patents
Semiconductor device manufacturing method Download PDFInfo
- Publication number
- TWI584388B TWI584388B TW104124909A TW104124909A TWI584388B TW I584388 B TWI584388 B TW I584388B TW 104124909 A TW104124909 A TW 104124909A TW 104124909 A TW104124909 A TW 104124909A TW I584388 B TWI584388 B TW I584388B
- Authority
- TW
- Taiwan
- Prior art keywords
- wire
- cut
- semiconductor device
- wiring
- manufacturing
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78313—Wedge
- H01L2224/78314—Shape
- H01L2224/78315—Shape of the pressing surface, e.g. tip or head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7855—Mechanical means, e.g. for severing, pressing, stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/786—Means for supplying the connector to be connected in the bonding apparatus
- H01L2224/78611—Feeding means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8593—Reshaping, e.g. for severing the wire, modifying the wedge or ball or the loop shape
- H01L2224/85947—Reshaping, e.g. for severing the wire, modifying the wedge or ball or the loop shape by mechanical means, e.g. "pull-and-cut", pressing, stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Description
本發明是有關半導體裝置的製造方法。 The present invention relates to a method of fabricating a semiconductor device.
半導體裝置是經由打線接合工程來製造,該打線接合工程是以接線來電性連接半導體元件(的電極)與導線架,該半導體元件(的電極)是被配置於形成有電路圖案的絕緣基板,該導線架是被設於收納該絕緣基板的盒。 The semiconductor device is manufactured by a wire bonding process for electrically connecting (electrodes) of a semiconductor element and a lead frame by wiring, and the electrode of the semiconductor element is disposed on an insulating substrate on which a circuit pattern is formed. The lead frame is a case provided on the insulating substrate.
此打線接合工程是一旦半導體元件與導線架的連接完了,則以切割器來切斷該等的連接部分以外剩下的接線。但,在進行被接合於半導體元件側的接線的切斷時,恐有在切割器之接線的切斷時使半導體元件的表面損傷之虞。於是,有使接線的切斷位置浮於空中,而半切扯斷下,不使半導體元件之與接線的接合處受到損傷來切斷接線之技術被提案(例如參照專利文獻1)。 This wire bonding process is to cut off the remaining wires other than the connection portions by the cutter once the connection of the semiconductor element and the lead frame is completed. However, when the wiring to be bonded to the semiconductor element side is cut, there is a fear that the surface of the semiconductor element is damaged when the wiring of the cutter is cut. Then, there is a technique in which the cutting position of the wiring is floated in the air, and the junction of the semiconductor element and the wiring is not damaged to cut the wiring, and the wiring is cut (see, for example, Patent Document 1).
[專利文獻1]日本特開2002-026058號公報 [Patent Document 1] Japanese Patent Laid-Open Publication No. 2002-026058
但,專利文獻1的接線的切斷方法是依扯斷方式而恐有在接線的切斷面產生尖頭(及毛邊)之虞。若以產生尖頭的接線來進行打線接合工程,則在將接線接合於連接對象物時,依尖頭的方向或產生處,該尖頭會對接合處造成損傷。 However, in the method of cutting the wiring of Patent Document 1, it is feared that the tip (and the burr) is formed on the cut surface of the wire in accordance with the breaking method. When the wire bonding process is performed by the wire having the pointed end, when the wire is joined to the object to be connected, the tip causes damage to the joint depending on the direction or location of the tip.
本發明是有鑑於如此的點而研發者,以提供一種在被切斷的接線抑制尖頭的產生之半導體裝置的製造方法為目的。 The present invention has been made in view of such circumstances, and an object of the invention is to provide a method of manufacturing a semiconductor device in which a cut-off wiring suppresses generation of a tip.
若根據本發明之一觀點,則提供一種半導體裝置的製造方法,具備:接合工程,其係將接線接合於半導體裝置中所含的導電性構件;切痕形成工程,其係將被接合於前述導電性構件的前述接線的接合領域外的切斷位置予以半切,而於前述接線形成切痕;及切斷工程,其係使前述切痕,而於前述切斷位置切斷前述接線。 According to one aspect of the present invention, there is provided a method of manufacturing a semiconductor device comprising: a bonding process for bonding a wiring to a conductive member included in a semiconductor device; and a cut forming process to be bonded to the foregoing The cutting position of the conductive member outside the joining area of the wiring is half-cut, and the wiring forms a notch; and the cutting process is performed by cutting the wire at the cutting position.
若根據所揭示的技術,則由於在被切斷的接線的切斷部尖頭的產生會被抑制,因此可降低對於接合如此的接線的導電性構件之壓力。 According to the disclosed technique, since the generation of the tip of the cut portion of the cut wire is suppressed, the pressure of the conductive member for joining such a wire can be reduced.
1‧‧‧導電性構件 1‧‧‧Electrical components
2‧‧‧接線 2‧‧‧Wiring
2a‧‧‧切斷面 2a‧‧‧ cut face
3‧‧‧接合領域 3‧‧‧Connected field
4‧‧‧切斷位置 4‧‧‧ cut position
5‧‧‧切痕 5‧‧‧cuts
6‧‧‧振動構件 6‧‧‧Vibration components
圖1是用以說明第1實施形態的半導體裝置的製造方法中所含的打線接合工程的圖。 FIG. 1 is a view for explaining a wire bonding process included in a method of manufacturing a semiconductor device according to the first embodiment.
圖2是用以說明半導體裝置的製造方法中所含的打線接合工程的參考例的圖。 2 is a view for explaining a reference example of a wire bonding process included in a method of manufacturing a semiconductor device.
圖3是表示第2實施形態的打線接合裝置之一例的要部圖。 Fig. 3 is a partial view showing an example of a wire bonding apparatus according to a second embodiment;
圖4是用以說明第2實施形態的半導體裝置的製造方法之一例的圖。 4 is a view for explaining an example of a method of manufacturing the semiconductor device of the second embodiment.
圖5是用以說明第2實施形態的打線接合工程的接線的連接的圖。 Fig. 5 is a view for explaining connection of wiring of a wire bonding process according to a second embodiment;
圖6是用以說明第2實施形態的打線接合工程的接線的切斷的圖。 Fig. 6 is a view for explaining the cutting of the wire bonding work of the second embodiment;
圖7是用以說明第3實施形態的半導體裝置的製造方法之一例的圖。 FIG. 7 is a view for explaining an example of a method of manufacturing the semiconductor device of the third embodiment.
參照圖面來說明有關實施形態。 The embodiment will be described with reference to the drawings.
利用圖1來說明有關半導體裝置的製造方法中所含的打線接合工程。 The wire bonding process included in the method of manufacturing a semiconductor device will be described with reference to FIG.
圖1是用以說明第1實施形態的半導體裝置的製造方法中所含的打線接合工程的圖。 FIG. 1 is a view for explaining a wire bonding process included in a method of manufacturing a semiconductor device according to the first embodiment.
另外,圖1(A)~圖1(D)是時間序列地顯示打線接合工程。 In addition, FIG. 1(A) to FIG. 1(D) show the wire bonding process in time series.
首先,將接線2接合於半導體裝置中所含的導電性構件1(圖1(A))。 First, the wiring 2 is bonded to the conductive member 1 (FIG. 1(A)) included in the semiconductor device.
接線2是在其接合領域3接合於導電性構件1。並且,導電性構件1是以金屬等所構成,例如為半導體裝置中所含的半導體元件的電極、導線架、被形成於配置有半導體元件的絕緣基板的電路圖案等。 The wire 2 is joined to the conductive member 1 in its joint region 3. In addition, the conductive member 1 is made of a metal or the like, and is, for example, an electrode of a semiconductor element included in a semiconductor device, a lead frame, a circuit pattern formed on an insulating substrate on which a semiconductor element is disposed, or the like.
另外,接線2是接線2的一端會先被接合於其他的導電性構件(圖示省略),然後如圖1(A)所示般,在接合領域3接合於導電性構件1。藉此,接線2實現導電性構件間的電性連接。 Further, the wire 2 is one end of the wire 2 which is first joined to another conductive member (not shown), and then joined to the conductive member 1 in the bonding region 3 as shown in Fig. 1(A). Thereby, the wiring 2 realizes an electrical connection between the conductive members.
其次,將被接合於導電性構件1的接線2的接合領域3外的切斷位置4予以半切而形成切痕5(圖1(B))。 Next, the cutting position 4 outside the joint area 3 of the wire 2 joined to the conductive member 1 is half-cut to form the cut 5 (Fig. 1(B)).
其次,使切痕5振動,在切斷位置4切斷接線2(圖1(C))。 Next, the cut 5 is vibrated, and the wire 2 is cut at the cutting position 4 (Fig. 1(C)).
為了使切痕5振動,例如使以預定的振動數振動的振動構件6的前端部接觸於切痕5內。接線2的切痕5是藉由來自振動構件6的振動而承受重複負擔下疲勞。亦即,發生構成接線2的切痕5之結晶粒的滑動,從切痕5往導電性構件1產生龜裂。切痕5是一旦從振動構件6接受振動,則龜裂會朝導電性構件1擴展,最後接線2會在切斷位置4斷裂而切斷(圖1(D))。 In order to vibrate the incision 5, for example, the tip end portion of the vibrating member 6 vibrating at a predetermined number of vibrations is brought into contact with the inside of the incision 5. The cut 5 of the wire 2 is subjected to fatigue under repeated load by vibration from the vibrating member 6. That is, the sliding of the crystal grains constituting the cut 5 of the wire 2 occurs, and cracks are generated from the cut 5 to the conductive member 1. When the cut 5 receives vibration from the vibrating member 6, the crack spreads toward the conductive member 1, and finally the wire 2 is broken at the cutting position 4 and cut (Fig. 1(D)).
如此一來,接線2不會有在其切斷面2a產生尖頭的情形來被切斷。 As a result, the wire 2 is not cut by the fact that the cut surface 2a has a pointed end.
在此,利用圖2來說明有關別的打線接合工程,作為對於如此的半導體裝置的製造方法中所含的打線接合工程之參考例。 Here, a description will be given of a reference example of the wire bonding process included in the manufacturing method of such a semiconductor device, with reference to FIG.
圖2是用以說明半導體裝置的製造方法中所含的打線接合工程的參考例的圖。 2 is a view for explaining a reference example of a wire bonding process included in a method of manufacturing a semiconductor device.
另外,圖2(A)~圖2(C)是時間序列地顯示被實行於半導體裝置的製造方法之有別於圖1的打線接合工程。並且,在與圖1相同的構成附上同樣的符號,有關其說明是省略。 2(A) to 2(C) show the time-series display of the wire bonding process different from that of FIG. 1 which is implemented in the manufacturing method of the semiconductor device. The same components as those in FIG. 1 are denoted by the same reference numerals, and the description thereof will be omitted.
首先,與圖1(A)同樣,將接線2接合於半導體裝置中所含的導電性構件1(圖2(A))。 First, as in FIG. 1(A), the wiring 2 is bonded to the conductive member 1 (FIG. 2(A)) included in the semiconductor device.
其次,例如使切割器6a移動於箭號方向(從圖2中上方往導電性構件1側)來切斷被接合於導電性構件1的接線2的接合領域3外的切斷位置4,而切斷接線2(圖2(B))。 Next, for example, the cutter 6a is moved in the arrow direction (from the upper side in FIG. 2 toward the conductive member 1 side) to cut the cutting position 4 outside the joint area 3 of the wire 2 joined to the conductive member 1, and Cut off the wiring 2 (Fig. 2(B)).
此時,接線2雖於切斷位置4被切斷,但導電性構件1之對應於切斷位置4的地方恐有自切割器6a受到損傷之虞。特別是當導電性構件1為半導體元件的電極時,一旦半導體元件的電極自切割器6a受到損傷,則電極下部的半導體層也會損傷,因此導致半導體元件的特性劣化。 At this time, although the wire 2 is cut at the cutting position 4, the place of the conductive member 1 corresponding to the cutting position 4 may be damaged by the cutter 6a. In particular, when the conductive member 1 is an electrode of a semiconductor element, once the electrode of the semiconductor element is damaged from the cutter 6a, the semiconductor layer under the electrode is also damaged, thereby deteriorating the characteristics of the semiconductor element.
並且,接線2是藉由切割器6a對於接線2移動至導電性構件1側而被切斷。因此,接線2的切斷面2a是沿著切割器6a的切斷方向而產生尖頭2b(圖2(C))。 Further, the wire 2 is cut by the cutter 6a moving to the side of the conductive member 1 with respect to the wire 2. Therefore, the cut surface 2a of the wire 2 is a pointed end 2b along the cutting direction of the cutter 6a (Fig. 2(C)).
尤其接線2是以鋁等比較柔軟的材質構成時,容易產生如此的尖頭2b。 In particular, when the wiring 2 is made of a relatively soft material such as aluminum, such a pointed end 2b is likely to be generated.
若以在切斷面2a產生尖頭2b的接線2來進行打線接合工程,則會因為尖頭2b,在接線2與導電性構件1之間產生間隙,所以恐有接線2與導電性構件1的接合性降低之虞。並且,當導電性構件1為半導體元件的電極時,一旦該電極藉由尖頭2b而接受壓力,則電極下部的半導體層會損傷,因此半導體元件的特性劣化。 When the wire bonding process is performed by the wire 2 in which the tip 2b is formed on the cut surface 2a, a gap is formed between the wire 2 and the conductive member 1 due to the tip 2b, so that the wire 2 and the conductive member 1 are feared. The entanglement is reduced. Further, when the conductive member 1 is an electrode of a semiconductor element, when the electrode receives pressure by the tip 2b, the semiconductor layer under the electrode is damaged, and thus the characteristics of the semiconductor element are deteriorated.
於是,在被實行於第1實施形態的半導體裝置的製造方法之打線接合工程中,如圖1說明般,將被接合於導電性構件1的接線2的接合領域3外的切斷位置4予以半切而形成切痕5,給予切痕5振動,而使能夠在切斷位置4切斷接線2。 Then, in the wire bonding process performed in the method of manufacturing the semiconductor device of the first embodiment, as shown in FIG. 1, the cutting position 4 outside the bonding region 3 of the connection 2 of the conductive member 1 is bonded. The cut 5 is formed by half cutting, and the cut 5 is given vibration, so that the wire 2 can be cut at the cut position 4.
由於接線2被半切,因此切斷時對於導電性 構件1的損傷會被減低。並且,在使形成於接線2的切痕5振動之下,切痕5的附近會疲勞,接線2藉由來自切痕5的斷裂而被切斷。因此,在接線2的切斷面2a(至少朝導電性構件1側)尖頭2b的產生會被抑制。若以如此在切斷面2a無尖頭2b的接線2來進行打線接合工程,則可將接線2適當地接合於導電性構件1。並且,即使導電性構件1為半導體元件的電極,也不會有給予該電極壓力的情形,半導體元件的特性的劣化會被抑制。 Since the wire 2 is half-cut, it is electrically conductive when cut. The damage of the member 1 is reduced. Further, when the cut 5 formed on the wire 2 is vibrated, the vicinity of the cut 5 is fatigued, and the wire 2 is cut by the break from the cut 5. Therefore, the generation of the pointed end 2b on the cut surface 2a of the wire 2 (at least toward the conductive member 1 side) is suppressed. When the wire bonding process is performed on the wire 2 having no pointed end 2b on the cut surface 2a as described above, the wire 2 can be appropriately joined to the conductive member 1. Further, even if the conductive member 1 is an electrode of a semiconductor element, there is no case where the electrode pressure is applied, and deterioration of characteristics of the semiconductor element is suppressed.
另外,一旦藉由切斷位置4的切痕5的振動而接合領域3也振動的話,則恐有接線2從導電性構件1剝離之虞。因此,最好對於切痕5的振動是一方面接線2在切痕5疲勞,另一方面接合領域3不會因振動而從導電性構件1剝離那樣的振動數。或,最好以接合領域3不會受到對於切痕5的振動影響之方式,將切斷位置4設定在離開接合領域3的位置。 In addition, when the joining region 3 is also vibrated by the vibration of the cut 5 of the cutting position 4, the wire 2 is peeled off from the conductive member 1. Therefore, it is preferable that the vibration of the incision 5 is the number of vibrations in which the wire 2 is fatigued by the incision 5, and the joining field 3 is not peeled off from the electroconductive member 1 by vibration. Alternatively, it is preferable that the cutting position 4 is set to a position away from the joining region 3 so that the joining region 3 is not affected by the vibration of the cut 5 .
第2實施形態是更詳細說明有關被實行於第1實施形態的半導體裝置的製造方法之打線接合工程。 In the second embodiment, the wire bonding process to be performed in the method of manufacturing the semiconductor device of the first embodiment will be described in more detail.
首先,利用圖3來說明有關被利用在打線接合工程的打線接合裝置之一例。 First, an example of a wire bonding apparatus used in a wire bonding process will be described using FIG.
圖3是表示第2實施形態的打線接合裝置之一例的要部圖。 Fig. 3 is a partial view showing an example of a wire bonding apparatus according to a second embodiment;
另外,圖3(A)是表示將打線接合裝置10 安置在接線W的接合位置時的圖,圖3(B)是表示在圖3(A)的箭號S方向所見的打線接合裝置10的接合工具11的前端部的圖。 In addition, FIG. 3(A) shows the wire bonding apparatus 10 FIG. 3(B) is a view showing a distal end portion of the bonding tool 11 of the wire bonding apparatus 10 seen in the direction of the arrow S of FIG. 3(A).
打線接合裝置10是在其前端部,例如圖3(A)所示般,具備接合工具11、接線引導部12、切割器13、及夾緊機構14。 The wire bonding apparatus 10 is provided with a bonding tool 11, a wire guiding portion 12, a cutter 13, and a clamping mechanism 14 at a front end portion thereof as shown in, for example, FIG. 3(A).
接合工具11是設有產生超音波的超音波振動子15,在接合工具11的前端部是如圖3(B)所示般,形成有沿著接線W的溝部11a。另外,超音波振動子15是例如振盪60kHz~150kHz的頻率的超音波。並且,接合工具11是沿著箭號Y1來移動於上下方向(圖3中)。如此的接合工具11是如後述般一旦接線W被供給,則接合工具11會移動至下方向(圖3中),以溝部11a來挾持接線W,推壓至接合預定處。接合工具11是一邊推壓接線W,且一邊接受來自超音波振動子15的超音波而超音波振動,藉此在接合預定處接合接線W。接合工具11是一旦如此接線W被接合於接合預定處,則來自超音波振動子15的振動會被停止,移動至上方向(圖3中)而回到原來的位置。 The bonding tool 11 is provided with an ultrasonic vibrator 15 that generates ultrasonic waves. The tip end portion of the bonding tool 11 is formed with a groove portion 11a along the wiring W as shown in Fig. 3(B). Further, the ultrasonic vibrator 15 is, for example, an ultrasonic wave that oscillates at a frequency of 60 kHz to 150 kHz. Further, the bonding tool 11 is moved in the up and down direction (in FIG. 3) along the arrow Y1. When the bonding tool 11 is supplied as described later, when the wire W is supplied, the bonding tool 11 moves to the lower direction (in FIG. 3), and the wire W is held by the groove portion 11a, and is pressed to the predetermined bonding position. The bonding tool 11 vibrates ultrasonically while receiving the ultrasonic wave from the ultrasonic vibrator 15 while pressing the wire W, thereby bonding the wire W at a predetermined joint. When the bonding tool 11 is thus bonded to the predetermined bonding position, the vibration from the ultrasonic vibrator 15 is stopped, and moved to the upper direction (in FIG. 3) to return to the original position.
接線引導部12是在內部收納接線W,引導接線W往外部供給。切割器13是與接合工具11獨立沿著箭號Y2移動於上下方向(圖3中),連接對象物的接線W之連接終了後,在多餘的接線W形成切痕。並且,切割器13是切痕形成後,接觸於超音波振動子15,接受來 自超音波振動子15的超音波,一面超音波振動,一面使切割器13的前端部接觸於切痕。 The wiring guide 12 accommodates the wiring W inside, and guides the wiring W to the outside. The cutter 13 is moved in the vertical direction (in FIG. 3) along the arrow Y2 independently of the bonding tool 11, and the connection of the wiring W to which the object is connected is completed, and the unnecessary wiring W is cut. Further, after the cutter 13 is formed, the cutter 13 is in contact with the ultrasonic vibrator 15 and is accepted. The ultrasonic wave from the ultrasonic vibrator 15 is ultrasonically vibrated, and the tip end portion of the cutter 13 is brought into contact with the cut.
夾緊機構14是設在接線引導部12,保持被接線引導部12所引導的接線W,或開放而使接線W由接線引導部12來引導,控制來自接線引導部12之接線W的供給。 The clamp mechanism 14 is provided in the wire guide portion 12, holds the wire W guided by the wire guide portion 12, or is opened, and the wire W is guided by the wire guide portion 12 to control the supply of the wire W from the wire guide portion 12.
其次,利用圖4來說明有關使用如此的打線接合裝置10之半導體裝置的製造方法的一例。 Next, an example of a method of manufacturing a semiconductor device using such a wire bonding apparatus 10 will be described with reference to FIG.
圖4是用以說明第2實施形態的半導體裝置的製造方法之一例的圖。 4 is a view for explaining an example of a method of manufacturing the semiconductor device of the second embodiment.
另外,圖4(A)~圖4(D)是時間序列地顯示被實行於半導體裝置的製造方法之各工程。 4(A) to 4(D) show each of the processes performed in the manufacturing method of the semiconductor device in time series.
首先,在以金屬等所構成的放熱基底110的上面配置焊錫120a。在焊錫120a上搭載藉由陶瓷121所構成的絕緣基板120,該陶瓷121是在表背面分別形成有例如以銅箔等所構成的導電性圖案122,123。在該絕緣基板120的表面的導電性圖案123隔著焊錫131a,132a來分別搭載半導體元件131,132。 First, the solder 120a is placed on the upper surface of the heat radiation substrate 110 made of metal or the like. An insulating substrate 120 made of ceramics 121 is formed on the solder 120a. The ceramics 121 are formed with conductive patterns 122 and 123 formed of, for example, copper foil on the front and back surfaces. The conductive patterns 123 on the surface of the insulating substrate 120 are mounted with the semiconductor elements 131 and 132 via the solders 131a and 132a, respectively.
在如此的狀態中加熱使各焊錫120a,131a,132a溶融後,冷卻並使再凝固。因此,放熱基底110、絕緣基板120及半導體元件131,132會成為一體的狀態(圖4(A))。 Heating in such a state causes each of the solders 120a, 131a, and 132a to be melted, and then cooled and resolidified. Therefore, the heat radiation substrate 110, the insulating substrate 120, and the semiconductor elements 131, 132 are integrated (FIG. 4(A)).
另外,半導體元件131,132是例如可一方適用開關元件,另一方適用二極體。開關元件是例如可適用 IGBT(Insulating Gate Bipolar Transistor)元件、功率MOSFET(Metal Oxide Semiconductor Field Effect Transistor)等的縱型的功率半導體元件。又,二極體是例如可適用SBD(Schottky Barrier Diode)、FWD(Free Wheeling Diode)元件等的功率二極體元件。 Further, for the semiconductor elements 131 and 132, for example, one of the switching elements may be applied, and the other may be a diode. Switching elements are for example applicable A vertical power semiconductor device such as an IGBT (Insulating Gate Bipolar Transistor) device or a power MOSFET (Metal Oxide Semiconductor Field Effect Transistor). Further, the diode is, for example, a power diode element to which an SBD (Schottky Barrier Diode), FWD (Free Wheeling Diode) element or the like is applicable.
被載置於絕緣基板120上的半導體元件131,132是不限於此兩個,可按照半導體裝置100的設計等來適用必要的機能及數量的半導體元件。 The semiconductor elements 131 and 132 placed on the insulating substrate 120 are not limited to these two, and the necessary functions and the number of semiconductor elements can be applied in accordance with the design of the semiconductor device 100 or the like.
其次,以能夠包圍半導體元件131,132的方式,在放熱基底110的外側配置具備電流取出用的導線架端子151,152之樹脂盒140。導線架端子151,152是例如作為射極端子及集極端子來插入成形於樹脂盒140。在此樹脂盒140之與放熱基底110對峙的面預先塗佈矽酮黏合劑141,將樹脂盒140與放熱基底110的外周部分嵌合。然後,將矽酮黏合劑141加熱硬化,而使樹脂盒140與放熱基底110黏著(圖4(B))。 Next, a resin case 140 including lead frame terminals 151 and 152 for current extraction is disposed outside the heat radiation substrate 110 so as to surround the semiconductor elements 131 and 132. The lead frame terminals 151, 152 are inserted into the resin case 140, for example, as an emitter terminal and a collector terminal. The oxime adhesive 141 is preliminarily coated on the surface of the resin case 140 facing the heat-releasing substrate 110, and the resin case 140 is fitted to the outer peripheral portion of the heat-releasing substrate 110. Then, the fluorene ketone adhesive 141 is heat-hardened, and the resin case 140 is adhered to the heat release substrate 110 (Fig. 4(B)).
其次,藉由打線接合,利用接線161來電性連接導線架端子151與半導體元件131(的電極(省略圖示))。同樣,藉由打線接合,利用接線162來電性連接半導體元件131,132,且利用接線163來電性連接導線架端子152與絕緣基板120的導電性圖案123(圖4(C))。 Next, the lead frame terminal 151 and the electrode (electrode (not shown)) of the semiconductor element 131 are electrically connected by the wire 161 by wire bonding. Similarly, by wire bonding, the semiconductor elements 131, 132 are electrically connected by the wiring 162, and the lead frame terminal 152 and the conductive pattern 123 of the insulating substrate 120 are electrically connected by the wiring 163 (Fig. 4(C)).
另外,接線161~163是例如以鋁作為主成分,直徑設為100μm~500μm。 Further, the wires 161 to 163 are, for example, made of aluminum as a main component and have a diameter of 100 μm to 500 μm.
另外,有關上述打線接合工程的詳細是後述。 In addition, the details of the wire bonding work described above will be described later.
最後,在樹脂盒140內充填密封樹脂170,藉此完成半導體裝置100(圖4(D))。 Finally, the sealing resin 170 is filled in the resin case 140, whereby the semiconductor device 100 is completed (Fig. 4(D)).
另外,亦可充填密封樹脂170而於其上面罩上蓋。 Alternatively, the sealing resin 170 may be filled and covered with a lid.
其次,說明有關上述半導體裝置的製造方法的打線接合工程(圖4(C))的詳細。 Next, the details of the wire bonding process (Fig. 4(C)) regarding the manufacturing method of the above semiconductor device will be described.
首先,利用圖5來說明有關半導體元件131與導線架端子151之間的接線161的連接。 First, the connection of the wiring 161 between the semiconductor element 131 and the lead frame terminal 151 will be described using FIG.
另外,以下說明的打線接合工程是不限於半導體元件131與導線架端子151之間,半導體元件131,132之間的接線162、導線架端子152與絕緣基板120的導電性圖案123之間的接線163的連接也同樣可適用。 In addition, the wire bonding process described below is not limited to the connection between the semiconductor element 131 and the lead frame terminal 151, the wiring 162 between the semiconductor elements 131, 132, and the wiring between the lead frame terminal 152 and the conductive pattern 123 of the insulating substrate 120. The connection of 163 is also applicable.
圖5是用以說明第2實施形態的打線接合工程的接線的連接的圖。 Fig. 5 is a view for explaining connection of wiring of a wire bonding process according to a second embodiment;
另外,圖5(A)是表示使接線161的一端接合於半導體元件131時,圖5(B)是表示使接線161接合於導線架端子151時,又,圖5(C)是表示有關由箭號S來看圖5(A),(B)的接合之接合工具11的前端部。 5(A) shows that when one end of the wire 161 is joined to the semiconductor element 131, FIG. 5(B) shows that the wire 161 is joined to the lead frame terminal 151, and FIG. 5(C) shows that The arrow S looks at the front end portion of the joining tool 11 of the joining of Figs. 5(A) and (B).
又,圖5是只圖示半導體元件131及具備導線架端子151的樹脂盒140。 In addition, FIG. 5 shows only the semiconductor element 131 and the resin case 140 provided with the lead frame terminal 151.
打線接合裝置10是在接線161的一端部從接線引導部12延伸的狀態下藉由夾緊機構14來保持。打線接合裝置10是使其前端部移動,將接線161的一端部對位於半導體元件131的接合位置。打線接合裝置10是使接合工 具11移動於箭號Y方向(半導體元件131側)(圖5(A))。 The wire bonding apparatus 10 is held by the clamp mechanism 14 in a state where one end portion of the wire 161 extends from the wire guiding portion 12. The wire bonding apparatus 10 moves the front end portion thereof so that one end portion of the wire 161 is positioned at the bonding position of the semiconductor element 131. The wire bonding device 10 is a bonding machine The tool 11 moves in the arrow Y direction (on the side of the semiconductor element 131) (Fig. 5(A)).
接線161的一端部是被接合工具11的溝部11a所挾持,被推壓至半導體元件131的接合位置。打線接合裝置10是在推壓接線161的狀態下使超音波從超音波振動子15振盪而振動接合工具11,藉此接線161的一端部是被接合於該位置(圖5(C))。 One end portion of the wire 161 is held by the groove portion 11a of the bonding tool 11, and is pressed to the bonding position of the semiconductor element 131. In the wire bonding apparatus 10, the ultrasonic wave is oscillated from the ultrasonic vibrator 15 in a state where the wire 161 is pressed, and the bonding tool 11 is vibrated, whereby one end portion of the wire 161 is joined to the position (Fig. 5(C)).
另外,此時,打線接合裝置10是以接線161的一端部可與半導體元件131接合那樣的推壓力、振動數、推壓時間來使接合工具11動作。其中,振動數是被設定成比較高,例如從超音波振動子15振盪之60kHz~150kHz的振動數之中超過120kHz。另外,如此被推壓的接線161是如圖5(C)所示般,隨溝部11a的形狀而變形。 In addition, at this time, the wire bonding apparatus 10 operates the bonding tool 11 by the pressing force, the number of vibrations, and the pressing time at which one end portion of the wire 161 can be joined to the semiconductor element 131. Here, the number of vibrations is set to be relatively high, for example, more than 120 kHz among the vibration numbers of 60 kHz to 150 kHz which are oscillated from the ultrasonic vibrator 15 . Further, the wire 161 thus pressed is deformed in accordance with the shape of the groove portion 11a as shown in Fig. 5(C).
打線接合裝置10是一旦如此完成接線161的一端部往半導體元件131的接合,則停止超音波振動子15的振盪,將利用夾緊機構14之接線161的保持予以開放,而使接線161從接線引導部12供給。打線接合裝置10是一邊從接線引導部12供給接線161,一邊使打線接合裝置10的前端部移動,對位於導線架端子151的接合位置。另外,打線接合裝置10是一旦其前端部對於導線架端子151的接合位置的對位完了,則使接線161保持於夾緊機構14。打線接合裝置10是與圖5(A)的情況同樣,使接合工具11移動於箭號方向(半導體元件131 側)(圖5(B))。 When the wire bonding apparatus 10 thus completes the joining of the one end portion of the wiring 161 to the semiconductor element 131, the oscillation of the ultrasonic vibrator 15 is stopped, the holding of the wiring 161 by the clamping mechanism 14 is opened, and the wiring 161 is wired. The guide unit 12 is supplied. The wire bonding apparatus 10 moves the front end portion of the wire bonding apparatus 10 while feeding the wire 161 from the wire guiding portion 12, and is positioned at the bonding position of the lead frame terminal 151. Further, the wire bonding apparatus 10 holds the wire 161 in the clamp mechanism 14 once the alignment of the front end portion with respect to the joint position of the lead frame terminal 151 is completed. The wire bonding apparatus 10 moves the bonding tool 11 in the arrow direction (semiconductor element 131) as in the case of FIG. 5(A). Side) (Fig. 5(B)).
接線161的一端部是被接合工具11的溝部11a所挾持,被推壓至半導體元件131的接合位置。打線接合裝置10是在推壓接線161的狀態下使超音波從超音波振動子15振盪而振動接合工具11,藉此接線161的一端部是被接合於該位置(圖5(C))。 One end portion of the wire 161 is held by the groove portion 11a of the bonding tool 11, and is pressed to the bonding position of the semiconductor element 131. In the wire bonding apparatus 10, the ultrasonic wave is oscillated from the ultrasonic vibrator 15 in a state where the wire 161 is pressed, and the bonding tool 11 is vibrated, whereby one end portion of the wire 161 is joined to the position (Fig. 5(C)).
另外,此時,打線接合裝置10也是以接線161可與導線架端子151接合那樣的推壓力、振動數、推壓時間來使接合工具11動作。 Further, at this time, the wire bonding apparatus 10 also operates the bonding tool 11 by the pressing force, the number of vibrations, and the pressing time when the wire 161 can be engaged with the lead frame terminal 151.
以上,藉由打線接合裝置10,半導體元件131與導線架端子151會利用接線161來電性連接。 As described above, the semiconductor element 131 and the lead frame terminal 151 are electrically connected by the wire 161 by the wire bonding apparatus 10.
其次,利用圖6來說明有關連接半導體元件131與導線架端子151之接線161的切斷。 Next, the disconnection of the wiring 161 connecting the semiconductor element 131 and the lead frame terminal 151 will be described using FIG.
圖6是用以說明第2實施形態的打線接合工程的接線的切斷的圖。 Fig. 6 is a view for explaining the cutting of the wire bonding work of the second embodiment;
另外,圖6(A)是表示是在打線接合裝置10的切割器13使接線161的切斷位置半切時,圖6(B)是表示使藉由切割器13所半切之處振動時。又,圖6(C)是表示由箭號S來看圖6(A),(B)時之接合工具11的前端部。 Further, Fig. 6(A) shows a case where the cutter 13 of the wire bonding apparatus 10 half-cuts the cutting position of the wire 161, and Fig. 6(B) shows the case where the cutter 13 is half-cut by the cutter 13. Moreover, FIG. 6(C) is a front end portion of the bonding tool 11 when the arrows S are viewed as shown in FIGS. 6(A) and (B).
打線接合裝置10是將利用夾緊機構14之接線161的保持予以開放,而使接線161從接線引導部12供給。打線接合裝置10是一邊使供給接線161,一邊將其前端部從圖5(B)的位置移動至圖6中右側,而將切 割器13對位於接線161的任意的切斷位置161b。 The wire bonding apparatus 10 opens the wire 161 by the holding of the wire 161 by the clamp mechanism 14, and supplies the wire 161 from the wire guide 12. The wire bonding apparatus 10 moves the tip end portion from the position of FIG. 5(B) to the right side of FIG. 6 while feeding the wire 161, and will cut The pair of cutters 13 are located at any cut position 161b of the wire 161.
打線接合裝置10是使接合工具11移動至導線架端子151側。此時的接合工具11之對於接線161的推壓力是比圖5(C)的情況的推壓力更小。因此,接線161是如圖6(C)所示般,成為被推壓成在接合工具11的溝部11a及導線架端子151不會位移的程度之狀態。 The wire bonding apparatus 10 moves the bonding tool 11 to the lead frame terminal 151 side. The pressing force of the bonding tool 11 at this time for the wire 161 is smaller than the pressing force of the case of Fig. 5(C). Therefore, as shown in FIG. 6(C), the wire 161 is pressed so that the groove portion 11a and the lead frame terminal 151 of the bonding tool 11 are not displaced.
打線接合裝置10是維持此狀態,使切割器13移動至導線架端子151側,將接線161的切斷位置161b半切,而形成切痕(圖6(A))。 The wire bonding apparatus 10 maintains this state, moves the cutter 13 to the lead frame terminal 151 side, and cuts the cutting position 161b of the wire 161 halfway to form a cut (Fig. 6(A)).
另外,打線接合裝置10是若切痕的深度相對於接線161的直徑過淺,則藉由之後的振動來使接線161疲勞斷裂而切斷時,需要時間,或有無法切斷的情況。並且,打線接合裝置10是切痕的深度依該裝置,切割器13的切斷深度有限度。有鑑於如此的點,切痕的深度是相對於接線161的直徑,以能夠形成50%~95%程度(被半切的接線161的剩餘相對於原來的直徑,50%~5%)的方式,進行切割器13的半切。 Further, in the wire bonding apparatus 10, when the depth of the incision is too shallow with respect to the diameter of the wire 161, the wire 161 is fatigue-broken and cut by the subsequent vibration, and it takes time or cannot be cut. Further, the wire bonding device 10 has a depth of the cut depending on the device, and the cutting depth of the cutter 13 is limited. In view of the above, the depth of the incision is relative to the diameter of the wire 161 so as to be able to form 50% to 95% (the remaining of the half-cut wire 161 is relative to the original diameter, 50% to 5%). The half cut of the cutter 13 is performed.
打線接合裝置10是使前端部接觸於接線161的切斷位置161b所形成的切痕之狀態的切割器13(的前端部的相反側的端部)接觸於超音波振動子15,而使超音波從超音波振動子15振盪(圖6(B))。 The wire bonding apparatus 10 is in contact with the ultrasonic vibrator 15 by the cutter 13 (end portion on the opposite side of the tip end portion) in a state in which the tip end portion is in contact with the cutting position formed by the cutting position 161b of the wire 161. The sound wave oscillates from the ultrasonic vibrator 15 (Fig. 6(B)).
從此時的超音波振動子15振盪的超音波的振動數是比在圖5說明使接線161接合於半導體元件131或導線架端子151時的振動數更小。如此的振動數是例如從 超音波振動子15振盪之60kHz~150kHz的振動數之中80kHz以下程度。 The number of vibrations of the ultrasonic waves oscillated from the ultrasonic vibrator 15 at this time is smaller than the number of vibrations when the wiring 161 is bonded to the semiconductor element 131 or the lead frame terminal 151 in FIG. Such a vibration number is, for example, from The ultrasonic vibrator 15 oscillates at a frequency of 80 kHz to 150 kHz which is less than 80 kHz.
一旦使超音波從超音波振動子15振盪,則接合工具11也振動。在使此超音波的振動數比接線161的接合(圖5)時還要縮小振動數之下,藉由接合工具11所被推壓的接線161是不接合於導線架端子151。 Once the ultrasonic waves are oscillated from the ultrasonic vibrator 15, the bonding tool 11 also vibrates. When the number of vibrations of the ultrasonic wave is made smaller than the number of vibrations of the wire 161 (Fig. 5), the wire 161 pushed by the bonding tool 11 is not joined to the lead frame terminal 151.
因此,接線161是不接合於導線架端子151,在接觸超音波振動的切割器13的前端部之切痕也傳達振動,在切痕產生疲勞斷裂,切斷。此時,在被切斷的接線161的切斷面是不產生尖頭。 Therefore, the wire 161 is not joined to the lead frame terminal 151, and the cut of the tip end portion of the cutter 13 that contacts the ultrasonic vibration also transmits vibration, and the cut is fatigue-fractured and cut. At this time, no sharp point is formed on the cut surface of the cut wire 161.
如此,被實行於第2實施形態的半導體裝置的製造方法之打線接合工程是以切割器13來半切接線161的切斷位置161b而形成切痕,該接線161是被接合於導線架端子151,且以在接合工具11與導線架端子151不會位移的方式被推壓。在使切割器13的前端部接觸於切痕的狀態下,使從接合工具11傳達振動的切割器13振動。隨著切割器13的振動,切痕也振動而產生疲勞斷裂,接線161是依照切斷位置161b而切斷。並且,在利用接線161的切斷位置161b的疲勞斷裂之切斷時,接合工具11也同樣振動。但,由於此振動數是比使接線161接合於導線架端子151時的振動數更小,因此接線161是不被接合於導線架端子151。 As described above, in the wire bonding process of the semiconductor device manufacturing method of the second embodiment, the cutter 13 cuts the cut position 161b of the wire 161 to form a cut, and the wire 161 is bonded to the lead frame terminal 151. Further, the bonding tool 11 and the lead frame terminal 151 are pushed so as not to be displaced. The cutter 13 that transmits vibration from the bonding tool 11 is vibrated in a state where the tip end portion of the cutter 13 is brought into contact with the cut. As the cutter 13 vibrates, the incision also vibrates to cause fatigue fracture, and the wire 161 is cut in accordance with the cutting position 161b. Further, when the fatigue fracture is cut by the cutting position 161b of the wire 161, the bonding tool 11 also vibrates in the same manner. However, since the number of vibrations is smaller than the number of vibrations when the wire 161 is joined to the lead frame terminal 151, the wire 161 is not joined to the lead frame terminal 151.
因此,在接線161的切斷面,尖頭等的產生會被抑制,不被接合於導線架端子151適當地被切斷。 Therefore, the generation of the tip or the like on the cut surface of the wire 161 is suppressed, and the lead frame terminal 151 is not cut by being appropriately cut.
因此,打線接合裝置10例如再度進行別的半導體裝置100的半導體元件131與導線架端子151之間的連接時(再度圖5(A)),只要是在切斷面無尖頭的接線161,便可適當地接合於半導體元件131。此時,不會有對半導體元件131賦予壓力的情形,半導體元件131的特性的劣化會被抑制。 Therefore, when the wire bonding apparatus 10 performs the connection between the semiconductor element 131 of the other semiconductor device 100 and the lead frame terminal 151 again (respectively FIG. 5(A)), as long as the wire 161 is not pointed at the cut surface, It is possible to bond to the semiconductor element 131 as appropriate. At this time, there is no case where pressure is applied to the semiconductor element 131, and deterioration of characteristics of the semiconductor element 131 is suppressed.
另外,在第2實施形態也是藉由對於切斷位置161b的切痕之振動,若接合領域161a也振動,則恐有接線161從導線架端子151剝離之虞。因此,最好對於切痕之來自切割器13的振動是一面接線161在切痕疲勞,一面接線161的接合領域161a不會因振動而從導線架端子151剝離那樣的振動數。或,最好以接線161的接合領域161a不會受到對於切痕的振動影響之方式,將切斷位置161b設定在離開接合領域161a的位置。 Further, in the second embodiment, the vibration of the notch at the cutting position 161b is also caused, and if the joining region 161a is also vibrated, the wire 161 may be peeled off from the lead frame terminal 151. Therefore, it is preferable that the vibration from the cutter 13 for the cut is the number of vibrations in which the joint 161a of the wiring 161 is not peeled off from the lead frame terminal 151 by vibration when the joint 161 is fatigued by the cut. Alternatively, it is preferable that the cutting position 161b is set to a position away from the joining area 161a so that the joining area 161a of the wire 161 is not affected by the vibration of the cut.
第3實施形態是說明有關被實行於半導體裝置的製造方法之打線接合工程,該半導體裝置是使用具備晶粒座(die pad)的導線架。 The third embodiment describes a wire bonding process performed in a method of manufacturing a semiconductor device using a lead frame including a die pad.
另外,被利用在打線接合工程的打線接合裝置是利用與第2實施形態同樣者。 In addition, the wire bonding apparatus used in the wire bonding process is the same as that of the second embodiment.
圖7是用以說明第3實施形態的半導體裝置的製造方法之一例的圖。 FIG. 7 is a view for explaining an example of a method of manufacturing the semiconductor device of the third embodiment.
另外,圖7(A)~圖7(D)是時間序列地顯 示被實施於半導體裝置的製造方法之各工程。 In addition, Figure 7 (A) ~ Figure 7 (D) is a time series display Each of the processes performed in the manufacturing method of the semiconductor device is shown.
圖7(A)是搭載有半導體元件184的導線架180的要部平面圖,圖7(B)~圖7(D)是表示圖7(A)的一點虛線X-X的剖面圖。 Fig. 7(A) is a plan view of a principal part of a lead frame 180 on which a semiconductor element 184 is mounted, and Figs. 7(B) to 7(D) are cross-sectional views showing a dotted line X-X of Fig. 7(A).
首先,在具備晶粒座181及導線端子182的導線架180的晶粒座181上隔著焊錫183來搭載半導體元件184(圖7(A),圖7(B))。 First, the semiconductor element 184 is mounted on the die pad 181 of the lead frame 180 including the die pad 181 and the lead terminal 182 via the solder 183 (FIG. 7(A), FIG. 7(B)).
半導體元件184的搭載是加熱晶粒座181來使晶粒座181上的焊錫183溶融之後配置半導體元件184,使溶融後的焊錫183冷卻並使凝固,而將半導體元件184固定於晶粒座181上。或,亦可在晶粒座181上,例如配置板狀的焊錫183,更在其上配置半導體元件184,加熱而使板狀的焊錫183溶融後,冷卻並使再凝固,而將半導體元件184固定於晶粒座181上。 The semiconductor element 184 is mounted by heating the die pad 181 to melt the solder 183 on the die pad 181, and then arranging the semiconductor element 184 to cool and solidify the melted solder 183, thereby fixing the semiconductor element 184 to the die pad 181. on. Alternatively, for example, a plate-shaped solder 183 may be disposed on the die pad 181, and the semiconductor element 184 may be disposed thereon, heated to melt the plate-shaped solder 183, and then cooled and resolidified to bond the semiconductor element 184. It is fixed to the die holder 181.
另外,半導體元件184是可適用IGBT元件、功率MOSFET等的縱型的功率半導體元件、或SBD、FWD元件等的功率二極體元件。 Further, the semiconductor element 184 is a vertical power semiconductor element such as an IGBT element or a power MOSFET, or a power diode element such as an SBD or an FWD element.
其次,例如利用在第2實施形態說明的打線接合裝置10,藉由接線185來電性連接導線端子182與半導體元件184(的電極(省略圖示))(圖7(C))。 Next, for example, in the wire bonding apparatus 10 described in the second embodiment, the lead terminal 182 and the electrode (not shown) of the semiconductor element 184 are electrically connected by the wire 185 (FIG. 7(C)).
此時,藉由進行打線接合裝置10的打線接合,可取得與第2實施形態同樣的效果。 At this time, the same effect as in the second embodiment can be obtained by performing the wire bonding of the wire bonding apparatus 10.
另外,接線185是例如以鋁作為主成分,直徑設為100μm~500μm。 Further, the wiring 185 is made of, for example, aluminum as a main component, and has a diameter of 100 μm to 500 μm.
其次,進行轉移樹脂成型,利用樹脂186來密封晶粒座181上的焊錫183、半導體元件184、及接線185(圖7(D))。 Next, transfer resin molding is performed, and the solder 183, the semiconductor element 184, and the wiring 185 on the die pad 181 are sealed by the resin 186 (Fig. 7(D)).
另外,如上述般,第1實施形態、第2實施形態及第3實施形態是以接線(線狀)的打線接合工程為例進行說明,但並非限於接線,即使是帶狀也可同樣實行打線接合。 In addition, as described above, the first embodiment, the second embodiment, and the third embodiment are described by taking a wire bonding process in the form of a wire (linear). However, the wire bonding process is not limited to the wiring, and the wire bonding can be performed in the same manner. Engage.
1‧‧‧導電性構件 1‧‧‧Electrical components
2‧‧‧接線 2‧‧‧Wiring
2a‧‧‧切斷面 2a‧‧‧ cut face
3‧‧‧接合領域 3‧‧‧Connected field
4‧‧‧切斷位置 4‧‧‧ cut position
5‧‧‧切痕 5‧‧‧cuts
6‧‧‧振動構件 6‧‧‧Vibration components
Claims (9)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014185801A JP6455037B2 (en) | 2014-09-12 | 2014-09-12 | Manufacturing method of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201611142A TW201611142A (en) | 2016-03-16 |
TWI584388B true TWI584388B (en) | 2017-05-21 |
Family
ID=55506376
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104124909A TWI584388B (en) | 2014-09-12 | 2015-07-31 | Semiconductor device manufacturing method |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP6455037B2 (en) |
CN (1) | CN105428264B (en) |
TW (1) | TWI584388B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116137929A (en) * | 2021-09-16 | 2023-05-19 | 株式会社新川 | Pin lead forming method and wire bonding device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120119385A1 (en) * | 2008-05-20 | 2012-05-17 | Vertical Circuits, Inc. | Electrical Connector Between Die Pad and Z-Interconnect for Stacked Die Assemblies |
TW201308454A (en) * | 2011-04-05 | 2013-02-16 | Shinkawa Kk | Cleaning method for bonding device and bonding tool |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2531434B2 (en) * | 1993-05-13 | 1996-09-04 | 日本電気株式会社 | Wire bonding apparatus and method |
JPH0722554A (en) * | 1993-06-30 | 1995-01-24 | Dainippon Printing Co Ltd | Apparatus and method of trimming of thin plate |
JP2001267270A (en) * | 2000-03-22 | 2001-09-28 | Toyoda Gosei Co Ltd | Method and device for dicing semiconductor wafer |
JP3382918B2 (en) * | 2000-05-31 | 2003-03-04 | 田中電子工業株式会社 | Gold wire for connecting semiconductor elements |
JP4074426B2 (en) * | 2000-07-06 | 2008-04-09 | 三菱電機株式会社 | Semiconductor module manufacturing method |
JP3780962B2 (en) * | 2002-03-04 | 2006-05-31 | 株式会社デンソー | Wire bonding method |
JP2010153499A (en) * | 2008-12-24 | 2010-07-08 | Toyota Motor Corp | Wire bonding machine |
-
2014
- 2014-09-12 JP JP2014185801A patent/JP6455037B2/en active Active
-
2015
- 2015-07-31 TW TW104124909A patent/TWI584388B/en active
- 2015-07-31 CN CN201510462877.7A patent/CN105428264B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120119385A1 (en) * | 2008-05-20 | 2012-05-17 | Vertical Circuits, Inc. | Electrical Connector Between Die Pad and Z-Interconnect for Stacked Die Assemblies |
TW201308454A (en) * | 2011-04-05 | 2013-02-16 | Shinkawa Kk | Cleaning method for bonding device and bonding tool |
Also Published As
Publication number | Publication date |
---|---|
JP6455037B2 (en) | 2019-01-23 |
JP2016058666A (en) | 2016-04-21 |
CN105428264A (en) | 2016-03-23 |
CN105428264B (en) | 2018-06-22 |
TW201611142A (en) | 2016-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10442035B2 (en) | Laser welding method | |
CN107615464B (en) | Method for manufacturing power semiconductor device and power semiconductor device | |
US10504822B2 (en) | Semiconductor device | |
EP3544053B1 (en) | Discrete power transistor package having solderless dbc to leadframe attach | |
JP6139710B2 (en) | Electrode terminal, power semiconductor device, and method for manufacturing power semiconductor device | |
JP6249892B2 (en) | Manufacturing method of semiconductor device | |
JP2015220429A (en) | Semiconductor device | |
JP6230238B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2008160163A (en) | Semiconductor device and method for manufacturing it, and electronic device | |
JP6091443B2 (en) | Semiconductor module | |
CN109509709B (en) | Wedge tool and wedge bonding method | |
TWI584388B (en) | Semiconductor device manufacturing method | |
JP2016096172A (en) | Semiconductor device and method of manufacturing the same | |
JP2015056412A (en) | Power semiconductor device and method of manufacturing the same | |
JP2006196765A (en) | Semiconductor device | |
JP7316958B2 (en) | Bonding tool and method for manufacturing power semiconductor device | |
JP5217014B2 (en) | Power conversion device and manufacturing method thereof | |
JP2018170344A (en) | Semiconductor device and method of manufacturing the same | |
JP2006245171A (en) | Electronic part module | |
JP5811718B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2013102233A (en) | Semiconductor device | |
JP2014160706A (en) | Packaging member, method of manufacturing packaging member and packaging body | |
JP2011100756A (en) | Method of manufacturing semiconductor device, and semiconductor device | |
JP2011071558A (en) | Electronic component, and method of manufacturing the same |