TWI570825B - Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof - Google Patents
Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof Download PDFInfo
- Publication number
- TWI570825B TWI570825B TW105119299A TW105119299A TWI570825B TW I570825 B TWI570825 B TW I570825B TW 105119299 A TW105119299 A TW 105119299A TW 105119299 A TW105119299 A TW 105119299A TW I570825 B TWI570825 B TW I570825B
- Authority
- TW
- Taiwan
- Prior art keywords
- thin plate
- manufacturing
- adhesive
- semiconductor
- binder
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0441—Details
- G01R1/0466—Details concerning contact pieces or mechanical details, e.g. hinges or cams; Shielding
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Laminated Bodies (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Measuring Leads Or Probes (AREA)
Description
本發明涉及利用黏合劑層疊金屬薄板的半導體檢測板及其製造方法,更為詳細地,涉及一種在金屬薄板上粘貼膜,製造初級薄板,對所述初級薄板的金屬薄板進行蝕刻、層疊後,垂直切割製造的,利用黏合劑層疊金屬薄板的半導體檢測板及其製造方法。The present invention relates to a semiconductor inspection board in which a metal thin plate is laminated by a binder, and a method of manufacturing the same, and more particularly to a method of bonding a film on a metal thin plate to manufacture a primary thin plate, and etching and laminating the metal thin plate of the primary thin plate. A semiconductor inspection board manufactured by vertical cutting, which laminates a metal thin plate with an adhesive, and a method of manufacturing the same.
半導體製造中,通常檢查半導體的電氣性能,從而對半導體製造上有無異常進行確認,在將為能夠與半導體元件的端子電接觸而形成的半導體測試插座插入於半導體元件與檢測電路板之間的狀態下,執行檢查。另外,半導體測試插座除了應用於半導體元件的檢測,還應用於半導體元件製造過程中的老化(Burn-In)測試。In the semiconductor manufacturing, the electrical properties of the semiconductor are generally inspected to confirm the presence or absence of abnormality in the semiconductor manufacturing, and the semiconductor test socket formed to be electrically contactable with the terminal of the semiconductor element is inserted between the semiconductor element and the detection circuit board. Next, perform the check. In addition, the semiconductor test socket is applied to the aging (Burn-In) test in the semiconductor device manufacturing process in addition to the detection of the semiconductor element.
隨著半導體元件的集成化技術的發達及小型化的趨勢,半導體元件的端子,即引線的大小及間隔也呈現微型化趨勢,從而有必要開發一種更加小巧地形成測試插座的導電圖案之間的間距的方法。因此,以現有彈針式(Pogo)半導體測試插座測試集成化半導體元件存在很多局限。With the development and miniaturization of the integration technology of semiconductor components, the terminals of the semiconductor components, that is, the size and spacing of the leads are also miniaturized, and it is necessary to develop a more compact pattern between the conductive patterns of the test sockets. The method of spacing. Therefore, testing integrated semiconductor components with existing Pogo semiconductor test sockets has many limitations.
再者,半導體測試插座的用於電連接的端子或探頭直接與半導體接觸的過程中,具有致使微小、變薄的半導體從實體層面受損的問題,而目前為止使用的電極之間最小間隔是250㎛,因此具有更為縮小化的間隔。Moreover, in the process of directly contacting the terminal or the probe of the semiconductor test socket for electrical connection with the semiconductor, there is a problem that the tiny, thinned semiconductor is damaged from the physical level, and the minimum interval between the electrodes used so far is 250μm, so there is a more reduced interval.
為了解決上述問題而提出的技術,廣泛使用下述技術, 即在以彈性材質的矽材料而所製造的矽本體上,以垂直方向形成沖孔圖案後,在被沖孔的圖案內部填充導電粉末,從而形成導電圖案的技術。In order to solve the above problems, a technique in which a punching pattern is formed in a vertical direction on a crucible body made of an elastic material and a conductive powder is filled in a pattern of punched holes is widely used. , thereby forming a technique of a conductive pattern.
但是填充導電粉末的方法,由於半導體檢測板的耐久性低劣,使形成導電體的粉末脫離,致使具有可反復使用的次數低下的問題。However, the method of filling the conductive powder has a problem that the durability of the semiconductor detecting plate is inferior, and the powder forming the conductor is detached, resulting in a problem that the number of times of repeated use is lowered.
另外,為了製作半導體檢測板的微小間距,雖然研製出交叉層疊導電薄板與絕緣薄板後,以數十微米的微小厚度垂直切割,再次層疊後,垂直切割的方法,但如果以微小的厚度進行垂直切割,則會由於單薄厚度具有使導電體從本來的位置脫離的問題,很難進行切割的問題。In addition, in order to fabricate the fine pitch of the semiconductor detecting plate, although a method of vertically dicing the conductive thin plate and the insulating thin plate at a slight thickness of several tens of micrometers, and then laminating again, the vertical cutting method is developed, but if it is vertical with a small thickness, The cutting has a problem that the conductor is separated from the original position due to the thin thickness, and it is difficult to perform the cutting.
為了解決如上所述的問題而提出的本發明的目的在於提供一種利用黏合劑層疊金屬薄板的半導體檢測板,由於不使用導電粉末,從而使耐久性提高。An object of the present invention to solve the above problems is to provide a semiconductor test panel in which a metal thin plate is laminated by using an adhesive, and the durability is improved because conductive powder is not used.
本發明的另一目的在於提供一種利用黏合劑層疊合金屬薄板的半導體檢測板,其使各導電體之間的距離具有數十微米的間距。Another object of the present invention is to provide a semiconductor detecting board in which a metal thin plate is laminated by using an adhesive, and the distance between the respective conductors has a pitch of several tens of micrometers.
本發明的另一目的在於提供一種利用黏合劑層疊金屬薄板的半導體檢測板製造方法,其與借助現有的層疊方法的製造方法相比,以更加簡單的工序進行製造。Another object of the present invention is to provide a method for producing a semiconductor test panel in which a metal thin plate is laminated by a binder, which is manufactured in a simpler process than a manufacturing method by a conventional lamination method.
為實現上述的目的,提供根據本發明的一種利用黏合劑層疊金屬薄板的半導體檢測板製造方法,其包括:薄板製造步驟S1,在絕緣性膜的一面粘貼導電性金屬薄板,從而製造初級薄板;蝕刻步驟S2,對所述初級薄板的金屬薄板進行蝕刻,以形成多個線條,從而製造在各線條上的導電體相隔有預定間距的二級薄板;層疊步驟S3,層疊多個所述二級薄板,從而製造一個堆疊;切割步驟S4,以預定厚度切割所述層疊的堆疊。In order to achieve the above object, a semiconductor test board manufacturing method for laminating a metal thin plate using an adhesive according to the present invention is provided, which comprises: a thin plate manufacturing step S1, in which a conductive metal thin plate is pasted on one side of an insulating film, thereby manufacturing a primary thin plate; In an etching step S2, the metal thin plate of the primary sheet is etched to form a plurality of lines, thereby manufacturing a secondary sheet having a predetermined interval of electrical conductors on each line; and stacking step S3, stacking a plurality of the second layers A thin plate to thereby make a stack; a cutting step S4 of cutting the stacked stack with a predetermined thickness.
所述膜包括矽、聚氨酯 、PI、PET、PEN、PE、PP、PT、橡膠中的至少任意一個。The film includes at least any one of ruthenium, polyurethane, PI, PET, PEN, PE, PP, PT, and rubber.
所述層疊步驟,向形成有線條上的導電體的二級薄板上部塗覆黏合劑,利用以所述黏合劑構成的黏合層層疊多個二級薄板。In the laminating step, a bonding agent is applied to the second thin plate portion on which the electric conductor on the line is formed, and a plurality of secondary thin plates are laminated by the adhesive layer composed of the adhesive.
所述黏合層包括矽、聚氨酯 、PI、PET、PEN、PE、PP、PT、橡膠中的至少任意一個。The adhesive layer includes at least one of ruthenium, polyurethane, PI, PET, PEN, PE, PP, PT, and rubber.
還包括鍍敷步驟,在所述切割步驟之後,對檢測板表面進行化學鍍(electroless plating),從而防止導電體的氧化。A plating step is also included, after which the surface of the test plate is electrolessly plated to prevent oxidation of the electrical conductor.
所述金屬薄板包括Cu、Au、Ag、Pt、Fe、Al、Ni、Mg、Pb、Zn、Sn、Co、Cr、Mn、C中的至少任意一個。The metal thin plate includes at least any one of Cu, Au, Ag, Pt, Fe, Al, Ni, Mg, Pb, Zn, Sn, Co, Cr, Mn, and C.
如上所述,根據本發明的利用黏合劑層疊金屬薄板的半導體檢測板,具有由於利用金屬薄板的層疊,使導電體具有高耐久性的效果。As described above, the semiconductor detecting plate in which the metal thin plate is laminated by the adhesive according to the present invention has an effect of high durability of the electric conductor due to lamination by the thin metal plate.
而且,本發明的利用黏合劑層疊金屬薄板的半導體檢測板,由於導電體之間的距離能夠具有數十微米的微小間距,具有可適用于更為集成化成的半導體的效果 。Further, the semiconductor detecting plate of the present invention in which a metal thin plate is laminated by a binder can have a effect of being suitable for a more integrated semiconductor because the distance between the conductors can have a fine pitch of several tens of micrometers.
並且,本發明的利用黏合劑層疊金屬薄板的半導體檢測板製造方法,能夠以比與借助現有層疊方法的製造方法,更加簡單的工序進行製造,因此具有提高生產率及品質的問題。Further, the method for producing a semiconductor detecting sheet using the adhesive-laminated metal thin plate of the present invention can be manufactured in a simpler process than the manufacturing method by the conventional lamination method, and therefore has a problem of improving productivity and quality.
下面,結合附圖詳細說明本發明最佳實施例。BEST MODE FOR CARRYING OUT THE INVENTION
第1圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法的流程圖。第2圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中薄板製造步驟的立體圖。第3圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中蝕刻步驟的立體圖。第4圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中層疊步驟的塗覆黏合劑的立體圖。第5圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中層疊步驟的層疊的立體圖。第6圖是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中切割步驟的立體圖。第7圖是表示本發明的利用黏合劑層疊金屬薄板的半導體檢測板的立體圖。Fig. 1 is a flow chart showing a method of manufacturing a semiconductor test panel in which a metal thin plate is laminated by an adhesive according to the present invention. Fig. 2 is a perspective view showing a manufacturing step of a thin plate in a method of manufacturing a semiconductor detecting plate in which a metal thin plate is laminated by a binder according to the present invention. Fig. 3 is a perspective view showing an etching step in a method of manufacturing a semiconductor detecting plate in which a metal thin plate is laminated by a binder according to the present invention. Fig. 4 is a perspective view showing a coating adhesive in a lamination step in a method of manufacturing a semiconductor test sheet in which a metal thin plate is laminated by a binder according to the present invention. Fig. 5 is a perspective view showing lamination of a lamination step in a method of manufacturing a semiconductor test sheet in which a metal thin plate is laminated by a binder according to the present invention. Fig. 6 is a perspective view showing a cutting step in a method of manufacturing a semiconductor test panel in which a metal thin plate is laminated by a binder according to the present invention. Fig. 7 is a perspective view showing a semiconductor detecting plate in which a metal thin plate is laminated by an adhesive according to the present invention.
如第1圖所示,本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法分為薄板製造步驟S1、蝕刻步驟S2、層疊步驟S3、切割步驟S4進行,其包括:薄板製造步驟S1,在絕緣性膜粘貼導電性金屬薄板,從而製造初級薄板;蝕刻步驟S2,對所述初級薄板的金屬薄板進行蝕刻,以形成多個線條,從而製造在各線條上的導電體相隔有預定間距的二級薄板;層疊步驟S3,層疊多個所述二級薄板,從而製造一個堆疊;切割步驟S4,以預定厚度切割所述層疊的堆疊。As shown in FIG. 1, the method for manufacturing a semiconductor test panel using a binder laminated metal thin plate according to the present invention is divided into a thin plate manufacturing step S1, an etching step S2, a laminating step S3, and a cutting step S4, which includes a sheet manufacturing step S1, An insulating film is attached to the conductive metal sheet to manufacture a primary sheet; and an etching step S2 is performed to etch the metal sheet of the primary sheet to form a plurality of lines, thereby fabricating the conductors on the respective lines with a predetermined spacing a sheet of lamination; a lamination step S3, laminating a plurality of the second sheets to fabricate one stack; and a cutting step S4 of cutting the stacked stacks with a predetermined thickness.
另外,還可以包括鍍敷步驟(未圖示),在切割步驟S4後,對導電體的露出面進行鍍敷處理。Further, a plating step (not shown) may be further included, and after the cutting step S4, the exposed surface of the conductor is plated.
另外,在所述薄板製造步驟S1中的粘貼及層疊步驟S3中,層疊係通過黏合劑或底漆進行粘貼及層疊,所述黏合劑或底漆只要硬化後呈現絕緣性即可,無特別限制。Further, in the pasting and laminating step S3 in the thin plate manufacturing step S1, the lamination is pasted and laminated by a binder or a primer, and the adhesive or primer may be insulative after being cured, and is not particularly limited. .
如第2圖所示,本發明的利用黏合劑層疊金屬薄板的半導體檢測板製造方法中,薄板製造步驟S1在膜2的一面噴射黏合劑10或底漆(以下稱為黏合劑)後,通過所述黏合劑把金屬薄板1粘貼在膜2的一面。As shown in Fig. 2, in the method for producing a semiconductor detecting plate using a binder-laminated metal thin plate of the present invention, the thin plate manufacturing step S1 is performed by spraying the adhesive 10 or a primer (hereinafter referred to as a binder) on one surface of the film 2, The adhesive sticks the thin metal plate 1 to one side of the film 2.
作為優選實施例,所述黏合劑10的塗覆方法可適用塗覆、印刷、噴射中的任意一種方法進行塗覆,優選地,塗覆量滿足形成1~50㎛厚度的量。As a preferred embodiment, the coating method of the adhesive 10 can be applied by any one of coating, printing, and spraying. Preferably, the coating amount satisfies an amount forming a thickness of 1 to 50 μm.
而且,所述黏合劑應選擇硬化後呈現絕緣性的,為了得到更高的絕緣性,進一步包括矽、聚氨酯、PI、PET、PEN、PE、PP、PT、橡膠中的任意一個或將矽、聚氨酯、PI、PET、PEN、PE、PP、PT、橡膠中的任意一個作為黏合劑用途,以液狀進行塗覆。Moreover, the adhesive should be selected to be insulative after hardening, and further, in order to obtain higher insulation, further include any one of bismuth, polyurethane, PI, PET, PEN, PE, PP, PT, rubber, or Any one of polyurethane, PI, PET, PEN, PE, PP, PT, and rubber is used as a binder, and is applied in a liquid form.
並且,所述膜2可以適用包括矽、聚氨酯、PI、PET、PEN、PE、PP、PT、橡膠中的任意一個,所述金屬薄板1可適用包括Cu、Au、Ag、Pt、Fe、Al、Ni、Mg、Pb、Zn、Sn、Co、Cr、Mn、C中的至少任意一個。Moreover, the film 2 may be applied to any one of ruthenium, polyurethane, PI, PET, PEN, PE, PP, PT, and rubber, and the metal sheet 1 may be applied to include Cu, Au, Ag, Pt, Fe, Al. At least one of Ni, Mg, Pb, Zn, Sn, Co, Cr, Mn, and C.
如同上述的膜2及金屬薄板1通過黏合劑製造成為一個初級薄板60,為了調節所述初級薄板60的厚度或提高所述膜2與金屬薄板1之間的黏合力,可以利用軋輥30或壓力機(未圖示)對初級薄板60的上、下面施壓。As the film 2 and the metal sheet 1 described above are manufactured as a primary sheet 60 by an adhesive, in order to adjust the thickness of the primary sheet 60 or to improve the adhesion between the film 2 and the metal sheet 1, a roll 30 or a pressure can be utilized. A machine (not shown) presses the upper and lower surfaces of the primary sheet 60.
作為優選實施例,為了獲得更小的導電體之間的間距,優選地所述膜2使用具有1~100㎛厚度的膜,但也可以根據需要(使用用途及檢測端子間距)使用具有1~5000㎛的厚度的膜2。As a preferred embodiment, in order to obtain a smaller pitch between the conductors, it is preferable that the film 2 uses a film having a thickness of 1 to 100 μm, but it may be used as needed (use purpose and detection terminal pitch). Film 2 having a thickness of 5000 μm.
此外,為了獲得更精細的導電體,優選地所述金屬薄板1使用具有1~100㎛厚度的膜,但也可以根據需要(使用用途及終端厚度)使用具有1~5000㎛的厚度的金屬薄板1。Further, in order to obtain a finer conductor, it is preferable that the metal thin plate 1 uses a film having a thickness of 1 to 100 μm, but a metal thin plate having a thickness of 1 to 5000 μm may be used as needed (use and terminal thickness). 1.
另外,另一實施例中,除了用如上述利用黏合劑的粘貼外,而能夠通過如同PVD(Physical Vapor Deposition)和CVD(Chemical Vapor Deposition)等沉積方法,在膜2的一面沉積黏合金屬薄板1。In addition, in another embodiment, a bonding metal sheet 1 can be deposited on one side of the film 2 by a deposition method such as PVD (Physical Vapor Deposition) and CVD (Chemical Vapor Deposition), in addition to the bonding using an adhesive as described above. .
如第3圖所示,本發明的利用黏合劑層疊黏合金屬薄板的半導體檢測板製造方法中,蝕刻步驟S2在構成初級薄板60的膜2和金屬薄板1中,對金屬薄板1進行蝕刻,從而加工成二級薄板,更為詳細地,對位於初級薄板一面的金屬薄板1進行蝕刻,製造具有多個條線條(Line)形狀的導電體11,而具有線條形狀的多條導電體11以規定間距相互間隔。As shown in FIG. 3, in the method of manufacturing a semiconductor detecting board using a binder lamination bonded metal sheet according to the present invention, the etching step S2 etches the thin metal sheet 1 in the film 2 and the thin metal sheet 1 constituting the primary sheet 60, thereby Processing into a secondary sheet, and in more detail, etching the thin metal sheet 1 on one side of the primary sheet to produce a conductor 11 having a plurality of line shapes, and having a plurality of conductors 11 having a line shape to define The spacing is spaced apart from each other.
作為優選實施例,優選地,對金屬薄板1進行蝕刻,讓所述導電體11之間的間距與膜2的厚度1~50 ㎛相同的長度形成間隔。即,使所述導電體11之間的距離與膜2的厚度相同,從而可隨著膜2的厚度而改變。As a preferred embodiment, it is preferable that the thin metal plate 1 is etched so that the pitch between the electric conductors 11 is spaced apart from the same length as the thickness of the film 2 by 1 to 50 μm. That is, the distance between the conductors 11 is made the same as the thickness of the film 2, so that it can vary with the thickness of the film 2.
而且,優選地,以初期金屬薄板1的厚度大小進行蝕刻,以不讓各導電體11相互接觸,位於末端的金屬薄板1如同A,全部進行蝕刻,以讓末端的導電體11與下部的絕緣體21末端相隔規定距離、位於內側。Further, preferably, etching is performed with the thickness of the initial metal thin plate 1 so as not to allow the respective conductors 11 to contact each other, and the metal thin plate 1 at the end is like A, and all are etched so that the terminal electrical conductor 11 and the lower insulator The ends of 21 are separated by a predetermined distance and are located inside.
作為優選實施例,更為優選地,以利用鐳射50的方法說明了蝕刻方法,但也可以在將要形成導電體11的部分包覆光致抗蝕劑,利用化學腐蝕方法(蝕刻),去除導電體11形成部位之外的部分,從而提高生產率。如圖所示,可以利用鐳射50去除導形成電體11之外的部分的方法。As a preferred embodiment, it is more preferable to describe the etching method by the method using the laser 50, but it is also possible to coat the portion where the conductor 11 is to be formed, and to remove the conductive by a chemical etching method (etching). The body 11 forms a portion other than the portion, thereby improving productivity. As shown in the figure, a method of guiding a portion other than the electric body 11 can be removed by using the laser 50.
另外,通過調節蝕刻間距,可以調節導電體11之間的間隔(Pitch),如果利用鐳射進行蝕刻,則通過根據鐳射的入射角度形成具有四邊形之外的梯形、平行四邊形、三角形截面的導電體11,並且可以利用多條鐳射50迅速地蝕刻更寬的範圍。Further, by adjusting the etching pitch, the pitch between the conductors 11 can be adjusted, and if etching is performed by laser, the conductor 11 having a trapezoidal shape, a parallelogram shape, and a triangular cross section other than a quadrilateral is formed by the incident angle of the laser. And a plurality of lasers 50 can be utilized to quickly etch a wider range.
如第4圖或第5圖所示,利用本發明的黏合劑層疊金屬薄板的半導體檢測板製造方法中層疊步驟以塗覆黏合劑從而形成黏合層,之後進行層疊的順序構成。As shown in Fig. 4 or Fig. 5, in the method for producing a semiconductor test sheet in which a metal thin plate is laminated by the adhesive of the present invention, a lamination step is performed to apply a binder to form an adhesive layer, followed by lamination.
更為詳細地,層疊步驟S3的黏合劑塗覆係如同在第4圖中的401部分中的圖示,在位於二級薄板61一面的導電體11上面塗覆黏合劑10,從而形成黏合層3,更詳細地,如第4圖中的402部分所示,能夠以形狀(A)或形狀(B)形成黏合層3。In more detail, the adhesive coating step of the laminating step S3 is as shown in the portion 401 of FIG. 4, and the adhesive 10 is applied on the conductor 11 on the side of the second-layer thin plate 61 to form an adhesive layer. 3. In more detail, as shown in part 402 of Fig. 4, the adhesive layer 3 can be formed in the shape (A) or the shape (B).
作為優選實施例,所述黏合劑10的塗覆方法可適用塗覆、印刷、噴射中的任意一種。優選地,如果是402部分的形狀(A)的情況下,則黏合劑10的塗覆層量使形成與導電體11的厚度相同的塗覆黏合劑10,如果是第4圖的402部分的形狀(B)的情況下,則黏合劑10的塗覆層量使高於導電體11厚度的塗覆量塗覆黏合劑10。As a preferred embodiment, the coating method of the adhesive 10 can be applied to any one of coating, printing, and spraying. Preferably, in the case of the shape (A) of the portion 402, the amount of the coating layer of the adhesive 10 is such that the coating adhesive 10 having the same thickness as that of the electric conductor 11 is formed, if it is the portion 402 of FIG. In the case of the shape (B), the amount of the coating layer of the adhesive 10 is such that the coating amount of the thickness of the electric conductor 11 is applied to the adhesive 10.
如第5圖所示,本發明的利用黏合劑層疊黏合金屬薄板的半導體檢測板製造方法中層疊步驟S3的層疊如下。利用黏合層3,層疊多個二級薄板,使與二級薄板的上面形成平行,從而形成一個堆疊62,使得讓二級薄板達到規定的高度。As shown in Fig. 5, the lamination of the lamination step S3 in the method for producing a semiconductor test sheet using the adhesive lamination bonded metal thin plate of the present invention is as follows. With the adhesive layer 3, a plurality of secondary sheets are laminated so as to be parallel to the upper surfaces of the secondary sheets, thereby forming a stack 62 so that the secondary sheets reach a prescribed height.
更為詳細地,層疊步驟S3,把由膜2與導電體11構成的多個二級薄板61作為黏合劑,利用該黏合劑構成的多個黏合層3,進行層疊,反覆在上述中與第4圖一併進行說明的,在膜2的一面中,在通過塗覆黏合劑而形成的黏合層3上部,粘貼其他膜2a,以在其他膜2a的上部形成黏合層3a的方法,將膜2a、黏合層3a、膜2b、黏合層3b…進行層疊之後,層疊在最上層再黏合一層膜2c,結束層疊作業。More specifically, in the lamination step S3, a plurality of secondary thin plates 61 composed of the film 2 and the conductor 11 are used as a binder, and a plurality of adhesive layers 3 made of the adhesive are laminated, and the above-mentioned 4, the film is attached to the upper surface of the film 2, and the other film 2a is adhered to the upper portion of the adhesive layer 3 formed by applying the adhesive to form the adhesive layer 3a on the upper portion of the other film 2a. 2a, the adhesive layer 3a, the film 2b, and the adhesive layer 3b are laminated, and the film 2c is laminated on the uppermost layer, and the lamination operation is completed.
另外,在上述中與第4圖一併進行說明的,也可以以層疊形成有黏合層3的多個二級薄板61後,再黏合一層膜2c,結束層疊作業。Further, in the above description together with the fourth drawing, a plurality of secondary sheets 61 in which the adhesive layer 3 is formed may be laminated, and then the film 2c may be bonded to each other to terminate the lamination operation.
另外,在所述層疊步驟中或層疊步驟後,可以進行黏合層的加壓或乾燥。Further, in the laminating step or after the laminating step, pressurization or drying of the adhesive layer may be performed.
比如,可以次序性的方法進行乾燥,在一個二級薄板61的上面,形成黏合層3後,放置另一二級薄板進行層疊後加熱、加壓、使之硬化後,再次利用黏合劑層疊又一二級薄板,可通過上述方法進行乾燥。For example, it can be dried in a sequential manner. After the adhesive layer 3 is formed on the upper surface of a second-stage thin plate 61, another secondary thin plate is placed for lamination, heated, pressurized, hardened, and then laminated again with the adhesive. One or two sheets can be dried by the above method.
如果舉出另一例,能夠製造一個堆疊62後,進行加熱、加壓,使之硬化。即為在一個二級薄板61的上面,形成黏合層3後,放置另一二級薄板進行層疊,在另一二級薄板的上面形成另一黏合層後,再放置又一二級薄板進行層疊的方式。If another example is given, after a stack 62 can be fabricated, it is heated and pressurized to harden it. That is, after forming the adhesive layer 3 on the upper surface of one of the second sheets 61, another second sheet is placed for lamination, and another adhesive layer is formed on the other second sheet, and then another second sheet is placed for lamination. The way.
另外,加熱、加壓只是用於硬化的一種方法,可以只使用加熱、加壓中的任意一種或利用自然條件乾燥進行硬化。Further, heating and pressurization are only one method for hardening, and it is possible to use only one of heating and pressurization or drying by natural conditions.
另外,優選地,所述加熱溫度為30~120℃,但只要是能夠提高硬化速度的常溫以上的溫度,且滿足所使用膜的熱熔點以下溫度,則沒有特殊限制。Moreover, it is preferable that the heating temperature is 30 to 120 ° C, but it is not particularly limited as long as it is a temperature higher than normal temperature at which the curing rate can be increased, and the temperature below the thermal melting point of the film to be used is satisfied.
另外,加壓的壓力依據使用的絕緣體材料而有所不同,優選地,層疊的堆疊62的截面的寬幅施壓時,在變化率1~10%以內進行施壓。Further, the pressure of the pressurization differs depending on the insulator material to be used. Preferably, when the cross section of the stacked stack 62 is pressed in a wide range, the pressure is applied within a change rate of 1 to 10%.
因此,按所述層疊方法,多個二級薄板61通過多個黏合層3、黏合層3a、黏合層3b、…進行黏合,從而製造為一個堆疊62,堆層62具有多個導電體11按規定間隔以多個列及多個行而進行排列的形狀的截面。Therefore, according to the laminating method, the plurality of second-order thin plates 61 are bonded by a plurality of adhesive layers 3, adhesive layers 3a, adhesive layers 3b, ... to be fabricated into one stack 62, and the stack 62 has a plurality of electric conductors 11 A cross section of a shape in which a plurality of columns and a plurality of rows are arranged at predetermined intervals.
如第6圖所示,本發明的利用黏合劑層疊金屬薄板的半導體檢測板製造方法中,切割步驟S4按橫向規定間隔進行垂直切割堆疊62,從而製造多個半導體檢測板5。As shown in Fig. 6, in the method of manufacturing a semiconductor detecting plate using a binder-laminated metal thin plate of the present invention, the cutting step S4 is performed by vertically cutting the stack 62 at a predetermined interval in the lateral direction, thereby manufacturing a plurality of semiconductor detecting plates 5.
更為具體地,從堆疊62的形成有導電體11的一面開始,隔有規定間隔,進行垂直切割,以平行於一面,而切割方法可以利用鐳射或金屬絲、刀刃等切割工具中的任意一個進行切割。More specifically, starting from the side of the stack 62 on which the electrical conductor 11 is formed, perpendicularly cutting is performed at a predetermined interval to be parallel to one side, and the cutting method may use any one of a cutting tool such as a laser or a wire or a blade. Cut.
另外,所述垂直切割,可在堆疊62的一側按規定間隔依次進行切割或在多個位置同時進行切割。Further, the vertical cutting may be sequentially performed at a predetermined interval on one side of the stack 62 or simultaneously cut at a plurality of positions.
作為優選實施例,所述切割間距優選地,使半導體檢測板5厚度成為1~3mm的方式進行切割,但也可以考慮半導體檢測板5的使用條件等,也可以按各種條件調節切割間隔,從而進行製造。In a preferred embodiment, the cutting pitch is preferably such that the semiconductor detecting plate 5 has a thickness of 1 to 3 mm. However, the use condition of the semiconductor detecting plate 5 may be considered, and the cutting interval may be adjusted under various conditions. Made for manufacturing.
如第7圖所示,本發明的利用黏合劑層疊金屬薄板的半導體檢測板經切割步驟S4之後,製造成一個半導體檢測板5,對所述半導體檢測板5還可以補充進行鍍敷步驟(未圖示)。As shown in FIG. 7, the semiconductor detecting plate of the present invention using the adhesive-laminated metal thin plate is subjected to a dicing step S4 to form a semiconductor detecting plate 5, and the semiconductor detecting plate 5 can be supplemented with a plating step (not Graphic).
另外,本發明提供一種利用黏合劑層疊金屬薄板的半導體檢測板,其具有:第一層21a,在四邊形的截面,以沿著Y軸方向具有預定長度的絕緣體構成 ;第二層21b,以多個四邊形導電體11構成,其中所述四邊形導電體11在每個預定間隔,沿著Z軸方向貫通四邊形截面的絕緣體(以黏合劑構成的黏合層),而所述四邊形截面的絕緣體具有與第一層21a沿著Z軸方向相同的高度,與沿著Y軸方向相同的長度。Further, the present invention provides a semiconductor detecting board in which a metal thin plate is laminated by using an adhesive, comprising: a first layer 21a having a cross section in a quadrangular shape and having an insulator having a predetermined length along the Y-axis direction; and a second layer 21b The quadrilateral electric conductor 11 is configured, wherein the quadrilateral electric conductor 11 penetrates the insulator of the quadrangular cross section (the adhesive layer formed of the adhesive) along the Z-axis direction at every predetermined interval, and the insulator of the quadrangular cross-section has the same The one layer 21a has the same height along the Z-axis direction and the same length along the Y-axis direction.
所述第一層21a與第二層21b按X軸方向形成交叉層疊,從而在整體上形成四邊形的板。The first layer 21a and the second layer 21b are alternately laminated in the X-axis direction to form a quadrangular plate as a whole.
第一層21a位於所述板的X軸兩個末端部。The first layer 21a is located at both end portions of the X-axis of the plate.
如同上述,通過切割步驟S4製造的半導體檢測板5的上面和下面的形狀相同,側面部均由絕緣體形成。As described above, the shape of the upper surface and the lower surface of the semiconductor detecting plate 5 manufactured by the cutting step S4 is the same, and the side portions are each formed of an insulator.
另外,如同第7圖之A1部分,形成有第一層21a及第二層21b,其中所述第一層21a,以四邊形的截面形狀、按Y軸方向具有規定長度、由絕緣體(膜)構成,而所述第二層21b,則以在所述第一層21a的X軸方向側面,具有與所述第一層21a的Z軸高度相同的高度的,由四邊形截面的絕緣體(黏合劑)而構成,並且所述第二層21b被具有同一Z軸高度的多個導電體11、按Y軸方向隔有規定間隔的方式按Z軸方向形成貫通。Further, as in the A1 portion of Fig. 7, a first layer 21a and a second layer 21b are formed, wherein the first layer 21a has a quadrangular cross-sectional shape, a predetermined length in the Y-axis direction, and is composed of an insulator (film). And the second layer 21b is an insulator (adhesive) having a quadrangular cross section with a height equal to the Z-axis height of the first layer 21a on the side surface of the first layer 21a in the X-axis direction. Further, the second layer 21b is formed to penetrate in the Z-axis direction by a plurality of conductors 11 having the same Z-axis height so as to be spaced apart from each other by a predetermined interval in the Y-axis direction.
沿著所述第一層21a的X軸方向上的側面,交叉層疊第二層21b與第一層21a,X軸兩個末端部形成有第一層21a。The second layer 21b and the first layer 21a are alternately laminated along the side surface in the X-axis direction of the first layer 21a, and the first layer 21a is formed at both end portions of the X-axis.
如上所述,多個第一層21a與第二層21b交叉層疊,從而形成四邊形半導體檢測板5。As described above, the plurality of first layers 21a and the second layers 21b are alternately laminated to form the quadrilateral semiconductor detecting plate 5.
另外,所述第二層21b的Y軸方向的兩個末端部不形成導電體11,側面部總是由絕緣體構成。Further, the second end portion of the second layer 21b in the Y-axis direction does not form the conductor 11, and the side surface portion is always composed of an insulator.
另外,如第7圖之B3部分所示,形成於第二層21b的導電體11能夠具有傾向於第一層21a方向的形狀,這由半導體檢測板5製造過程中的層疊步驟S3的黏合劑塗覆方法而形成,即為塗覆了高度高於導電體11的絕緣體(黏合劑)。Further, as shown in part B3 of Fig. 7, the electric conductor 11 formed on the second layer 21b can have a shape which tends to be in the direction of the first layer 21a, which is the adhesive of the laminating step S3 in the manufacturing process of the semiconductor detecting plate 5. It is formed by a coating method in which an insulator (adhesive) having a height higher than that of the conductor 11 is applied.
另外,如第7圖之B3部分進行層疊,從而形成如第7圖之B2部分的一個薄板形狀時,與第7圖之A2部分相比,比X軸方向上的導電體11之間的間隔大,這是由於雖然導電體11的厚度H1相同、但黏合劑構成的黏合劑高度H2相互不同的原因。Further, when the portion B3 of Fig. 7 is laminated so as to form a thin plate shape as in the portion B2 of Fig. 7, the interval between the conductors 11 in the X-axis direction is compared with the portion A2 of Fig. 7. This is because the thickness H1 of the conductor 11 is the same, but the adhesive height H2 of the binder is different from each other.
作為優選實施例,優選地,各導電體之間的間隔為10~50㎛、導電體的厚度H1為5~30㎛,但可能因可按黏合層的厚度和金屬薄板的厚度而發生變化,也可以在蝕刻過程中,對導電體的上面進行部分蝕刻,形成厚度更微小的導電體。As a preferred embodiment, preferably, the interval between the respective conductors is 10 to 50 μm, and the thickness H1 of the conductor is 5 to 30 μm, but may vary depending on the thickness of the adhesive layer and the thickness of the metal thin plate. It is also possible to partially etch the upper surface of the conductor during the etching process to form a conductor having a smaller thickness.
另外,能夠在切割步驟S4之後進行的鍍敷步驟S5中,為了防止露出於半導體檢測板5的上面及下面的導電體11腐蝕,對各導電體11的上、下面進行鍍敷,進行鍍敷步驟S5後的半導體檢測板5在導電體11的上面和下面還包括有鍍層。Further, in the plating step S5 performed after the dicing step S4, in order to prevent corrosion of the conductor 11 exposed on the upper surface and the lower surface of the semiconductor detecting plate 5, the upper and lower surfaces of the respective conductors 11 are plated and plated. The semiconductor detecting plate 5 after the step S5 further includes a plating layer on the upper surface and the lower surface of the conductor 11.
另外,所述鍍層步驟S5雖然對各半導體檢測板的整個外面進行鍍敷,但由於導電體11之外的絕緣體(膜及黏合劑)不黏合鍍敷材料,從而能夠形成鍍敷。Further, in the plating step S5, the entire outer surface of each semiconductor detecting plate is plated, but the insulating material (film and adhesive) other than the conductor 11 does not adhere to the plating material, so that plating can be formed.
從而只會鍍敷露出的各導電體11的上、下面。Therefore, only the upper and lower sides of the exposed electric conductors 11 are plated.
作為優選實施例,不接收從外部供應的電能,優選地,進行化學鍍,其利用還原劑的力量以自催化從而還原金屬鹽水溶液中的金屬,在被處理物的表面析出金屬。為了獲得更好的鍍敷品質,也可以分第一次鍍敷和第二次鍍敷分步進行。As a preferred embodiment, electric power supplied from the outside is not received, and preferably, electroless plating is performed, which uses auto-catalysis to reduce metal in the aqueous solution of the metal salt by the force of the reducing agent, and precipitates metal on the surface of the object to be treated. In order to obtain better plating quality, it is also possible to carry out the first plating and the second plating step by step.
另外,第一次鍍敷與第二次鍍敷的鍍敷材料可以相異,通過比較導電體11的反應性(金屬原子氧化,從而欲成為陽離子的傾向),來決定將要鍍敷的金屬,以導電體11的反應性最高、再來是第一次鍍敷金屬、第二次鍍敷金屬的順序,使用反應性低的金屬。Further, the plating material of the first plating and the second plating may be different, and the metal to be plated is determined by comparing the reactivity of the conductor 11 (the tendency of the metal atom to oxidize to become a cation). The metal having the lowest reactivity is used in the order of the highest conductivity of the conductor 11 and the first plating of the metal and the second plating of the metal.
從而,按金屬的反應性,具有可以防止鍍敷後的導電體11表面腐蝕的效果。Therefore, according to the reactivity of the metal, there is an effect that the surface of the conductor 11 after plating can be prevented from being corroded.
比如,作為導電體11使用Cu,且只進行第一次鍍敷時,使用Au、Ag等反應性低於Cu的金屬進行鍍敷。For example, when Cu is used as the conductor 11 and only the first plating is performed, plating is performed using a metal having a lower reactivity than Cu such as Au or Ag.
另外,作為導電體11使用Cu,且進行第一次鍍敷和第二次鍍敷時,第一次鍍敷使用Ni、Ag等反應性低於Cu的金屬進行第一次鍍敷後,第二次鍍敷使用Pt、Au等反應性低於第一次鍍敷的金屬進行鍍敷。In addition, when Cu is used as the conductor 11 and the first plating and the second plating are performed, the first plating is performed after the first plating using a metal having a reactivity lower than Cu such as Ni or Ag. The secondary plating is performed by using a metal such as Pt or Au which is less reactive than the first plating.
作為優選實施例,只進行第一次鍍敷時,優選地,鍍敷厚度為1~10㎛,如果進行第一次鍍敷和第二次鍍敷,則讓鍍敷的總厚度達到1~15㎛。As a preferred embodiment, when only the first plating is performed, preferably, the plating thickness is 1 to 10 μm, and if the first plating and the second plating are performed, the total thickness of the plating is 1~. 15μm.
如同上述,本發明參照附圖,以優選實施例為中心進行了說明,對於所屬於本領域的普通技術人員而言,從上述說明在不脫離本發明的範圍的情況下,能夠進行各種變更是顯而易見的。因此本發明的範圍應借助敘述的權利要求書進行解釋,以包含如此的各種變形的例子 。As described above, the present invention has been described with reference to the accompanying drawings, and the preferred embodiments of the present invention are intended to Obvious. The scope of the invention is, therefore, construed by the appended claims
1:金屬薄板 2、2a、2b、2c:膜 3、3a、3b:黏合層 5:半導體檢測板 10:黏合劑 11:導電體 30:軋輥 50:鐳射 60:初級薄板 61:二級薄板 62:堆疊 S1~S4:步驟 21a:第一層 21b:第二層 (A)、(B) :形狀 H1:厚度 H2:高度1: Sheet metal 2, 2a, 2b, 2c: Film 3, 3a, 3b: Adhesive layer 5: Semiconductor test board 10: Adhesive 11: Conductor 30: Roll 50: Laser 60: Primary sheet 61: Secondary sheet 62 : Stacking S1 to S4: Step 21a: First layer 21b: Second layer (A), (B): Shape H1: Thickness H2: Height
第1圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法的流程圖。Fig. 1 is a flow chart showing a method of manufacturing a semiconductor test sheet in which a metal thin plate is laminated by a binder according to the present invention.
第2圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中薄板製造步驟的立體圖。Fig. 2 is a perspective view showing a manufacturing step of a thin plate in a method of manufacturing a semiconductor detecting plate in which a metal thin plate is laminated by an adhesive according to the present invention.
第3圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中蝕刻步驟的立體圖。Fig. 3 is a perspective view showing an etching step in a method of manufacturing a semiconductor detecting plate in which a metal thin plate is laminated by a binder according to the present invention.
第4圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中層疊步驟的塗覆黏合劑的立體圖。Fig. 4 is a perspective view showing a coating adhesive in a laminating step in a method for producing a semiconductor detecting plate in which a metal thin plate is laminated by a binder according to the present invention.
第5圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中層疊步驟的層疊的立體圖。Fig. 5 is a perspective view showing the lamination of a lamination step in a method of manufacturing a semiconductor test sheet in which a metal thin plate is laminated by a binder according to the present invention.
第6圖 是表示本發明利用黏合劑層疊金屬薄板的半導體檢測板製造方法中切割步驟的立體圖。Fig. 6 is a perspective view showing a cutting step in a method of manufacturing a semiconductor test sheet in which a metal thin plate is laminated by a binder according to the present invention.
第7圖 是表示本發明的利用黏合劑層疊金屬薄板的半導體檢測板的立體圖。Fig. 7 is a perspective view showing a semiconductor detecting plate in which a metal thin plate is laminated by an adhesive according to the present invention.
S1~S4:步驟S1 ~ S4: steps
Claims (6)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020140035410A KR101435459B1 (en) | 2014-03-26 | 2014-03-26 | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201639056A TW201639056A (en) | 2016-11-01 |
TWI570825B true TWI570825B (en) | 2017-02-11 |
Family
ID=51751553
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104105118A TW201546923A (en) | 2014-03-26 | 2015-02-13 | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
TW105119299A TWI570825B (en) | 2014-03-26 | 2015-02-13 | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104105118A TW201546923A (en) | 2014-03-26 | 2015-02-13 | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP2016536567A (en) |
KR (1) | KR101435459B1 (en) |
CN (1) | CN105122437A (en) |
TW (2) | TW201546923A (en) |
WO (1) | WO2015147438A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160254201A1 (en) * | 2013-11-22 | 2016-09-01 | Silicone Valley Co., Ltd. | Semiconductor test pad with stacked thin metal sheets and method for manufacturing the same |
KR101435459B1 (en) * | 2014-03-26 | 2014-08-28 | 실리콘밸리(주) | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
CN114934290B (en) * | 2022-03-09 | 2024-01-30 | 氢克新能源技术(上海)有限公司 | Gas diffusion layer and processing technology thereof |
CN118146725B (en) * | 2024-04-30 | 2024-08-20 | 苏州微飞半导体有限公司 | Vertical conductive adhesive manufacturing method for IC test |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6581276B2 (en) * | 2000-04-04 | 2003-06-24 | Amerasia International Technology, Inc. | Fine-pitch flexible connector, and method for making same |
US20090201038A1 (en) * | 2008-02-11 | 2009-08-13 | Knickerbocker John U | Test head for functional wafer level testing, system and method therefor |
WO2013058465A1 (en) * | 2011-10-19 | 2013-04-25 | 실리콘밸리(주) | Method for manufacturing a contact for testing a semiconductor device |
TW201347054A (en) * | 2012-03-07 | 2013-11-16 | Toray Industries | Method for fabricating semiconductor device and device for fabricating semiconductor device |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61240511A (en) * | 1985-04-18 | 1986-10-25 | 松下電器産業株式会社 | Manufacture of anisotropic conducting adhesive sheet |
JP3558298B2 (en) * | 1991-03-15 | 2004-08-25 | ソニー株式会社 | Electrode assembly, IC socket, IC tester, and method of manufacturing electrode assembly |
JPH06174750A (en) * | 1992-12-09 | 1994-06-24 | Sharp Corp | Prober for inspecting liquid crystal panel |
JP2000243486A (en) * | 1999-02-17 | 2000-09-08 | Jsr Corp | Anisotropic conductive sheet |
JP2001144414A (en) * | 1999-11-11 | 2001-05-25 | Mitsui Mining & Smelting Co Ltd | Manufacturing method for printed circuit board |
JPWO2003079496A1 (en) * | 2002-03-20 | 2005-07-21 | 日本圧着端子製造株式会社 | Anisotropic conductive sheet and manufacturing method thereof |
KR20040095296A (en) * | 2002-03-20 | 2004-11-12 | 니혼앗짜쿠단시세이소 가부시키가이샤 | Anisotropic conductive sheet and its manufacturing method |
JPWO2003079494A1 (en) * | 2002-03-20 | 2005-07-21 | 日本圧着端子製造株式会社 | Anisotropic conductive sheet and manufacturing method thereof |
KR100775742B1 (en) * | 2005-08-29 | 2007-11-09 | 김용욱 | Keytoppad Manufacturing Method and Keytoppad thereof |
KR100772454B1 (en) * | 2006-04-24 | 2007-11-01 | 엘지전자 주식회사 | Anisotropic conductive film and method of manufacturing the same |
TWI377624B (en) * | 2008-05-13 | 2012-11-21 | Ind Tech Res Inst | Conducting film structure, fabrication method thereof, and conducting film type probe device for ic |
CN101383256B (en) * | 2008-10-23 | 2011-09-28 | 上海交通大学 | Side wall electrode of large length to diameter ratio and manufacturing method thereof |
KR20100060272A (en) * | 2008-11-27 | 2010-06-07 | (주)보람하이테크 | Uni-directional conductive sheet and method of manufacturing the same |
KR101055502B1 (en) * | 2009-12-24 | 2011-08-08 | 삼성전기주식회사 | Metal Circuit Board and Manufacturing Method Thereof |
US20160254201A1 (en) * | 2013-11-22 | 2016-09-01 | Silicone Valley Co., Ltd. | Semiconductor test pad with stacked thin metal sheets and method for manufacturing the same |
KR101435459B1 (en) * | 2014-03-26 | 2014-08-28 | 실리콘밸리(주) | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof |
KR101374770B1 (en) * | 2013-11-22 | 2014-03-17 | 실리콘밸리(주) | Semiconductor test pad using stacked thin sheets of metal and manufacturing method thereof |
-
2014
- 2014-03-26 KR KR1020140035410A patent/KR101435459B1/en active IP Right Grant
-
2015
- 2015-01-26 JP JP2016513891A patent/JP2016536567A/en not_active Withdrawn
- 2015-01-26 WO PCT/KR2015/000779 patent/WO2015147438A1/en active Application Filing
- 2015-01-26 CN CN201580000546.XA patent/CN105122437A/en active Pending
- 2015-02-13 TW TW104105118A patent/TW201546923A/en unknown
- 2015-02-13 TW TW105119299A patent/TWI570825B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6581276B2 (en) * | 2000-04-04 | 2003-06-24 | Amerasia International Technology, Inc. | Fine-pitch flexible connector, and method for making same |
US20090201038A1 (en) * | 2008-02-11 | 2009-08-13 | Knickerbocker John U | Test head for functional wafer level testing, system and method therefor |
WO2013058465A1 (en) * | 2011-10-19 | 2013-04-25 | 실리콘밸리(주) | Method for manufacturing a contact for testing a semiconductor device |
TW201347054A (en) * | 2012-03-07 | 2013-11-16 | Toray Industries | Method for fabricating semiconductor device and device for fabricating semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN105122437A (en) | 2015-12-02 |
TW201639056A (en) | 2016-11-01 |
WO2015147438A1 (en) | 2015-10-01 |
KR101435459B1 (en) | 2014-08-28 |
JP2016536567A (en) | 2016-11-24 |
TW201546923A (en) | 2015-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI570825B (en) | Semiconductor test pad using adhesive and stacked thin sheets of metal and manufacturing method thereof | |
US11637406B2 (en) | Electrical connector and method for producing same | |
US9326378B2 (en) | Thin-film wiring substrate and substrate for probe card | |
JP2013062473A (en) | Wiring board and manufacturing method therefor | |
KR101374770B1 (en) | Semiconductor test pad using stacked thin sheets of metal and manufacturing method thereof | |
JP7175132B2 (en) | Electrical connector manufacturing method | |
JP2016536566A (en) | Semiconductor inspection pad in which thin metal plates are laminated and manufacturing method | |
KR101153686B1 (en) | Fabricating method for multi layer ceramic electronic device and multi layer ceramic electronic device using thereof | |
US20220413009A1 (en) | Sheet connector, sheet set, electrical inspection device, and electrical inspection method | |
TWI706139B (en) | Metal probe structure and method for fabricating the same | |
JP6422913B2 (en) | Anisotropic conductive sheet and manufacturing method thereof | |
US20070126108A1 (en) | External connection structure for semiconductor package, and method for manufacturing the same | |
JP2000340277A (en) | Interconnector and its manufacture | |
EP2784519B1 (en) | Method for manufacturing a contact for testing a semiconductor device | |
KR101856582B1 (en) | semiconductor inspection pad using a metal layered product, and manufacturing method thereof | |
WO2019124484A1 (en) | Electrical connector and method for manufacturing same | |
KR20100060272A (en) | Uni-directional conductive sheet and method of manufacturing the same | |
TW201933685A (en) | Electrical connector and manufacturing method thereof | |
JP2006173441A (en) | Method for manufacturing solid electrolytic capacitor | |
JP2020027725A (en) | Electric connector and manufacturing method thereof | |
JP4564423B2 (en) | Manufacturing method of semiconductor device inspection substrate | |
JP7153605B2 (en) | Method for manufacturing anisotropically conductive sheet | |
JP2006108039A (en) | Anisotropic conductive connector | |
JP4231335B2 (en) | Inspection method for electronic components | |
JP2008241594A (en) | Substrate for probe card assembly, and probe card using the assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |