TWI563612B - Thermally-enhanced semiconductor 3d package-on-package stacked device - Google Patents

Thermally-enhanced semiconductor 3d package-on-package stacked device

Info

Publication number
TWI563612B
TWI563612B TW103115203A TW103115203A TWI563612B TW I563612 B TWI563612 B TW I563612B TW 103115203 A TW103115203 A TW 103115203A TW 103115203 A TW103115203 A TW 103115203A TW I563612 B TWI563612 B TW I563612B
Authority
TW
Taiwan
Prior art keywords
package
thermally
stacked device
enhanced semiconductor
enhanced
Prior art date
Application number
TW103115203A
Other languages
Chinese (zh)
Other versions
TW201541574A (en
Inventor
Chien Wei Chou
Chi Sheng Tseng
Yong Cheng Chuang
Chin Tien Yen
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to TW103115203A priority Critical patent/TWI563612B/en
Publication of TW201541574A publication Critical patent/TW201541574A/en
Application granted granted Critical
Publication of TWI563612B publication Critical patent/TWI563612B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
TW103115203A 2014-04-28 2014-04-28 Thermally-enhanced semiconductor 3d package-on-package stacked device TWI563612B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103115203A TWI563612B (en) 2014-04-28 2014-04-28 Thermally-enhanced semiconductor 3d package-on-package stacked device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103115203A TWI563612B (en) 2014-04-28 2014-04-28 Thermally-enhanced semiconductor 3d package-on-package stacked device

Publications (2)

Publication Number Publication Date
TW201541574A TW201541574A (en) 2015-11-01
TWI563612B true TWI563612B (en) 2016-12-21

Family

ID=55220562

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103115203A TWI563612B (en) 2014-04-28 2014-04-28 Thermally-enhanced semiconductor 3d package-on-package stacked device

Country Status (1)

Country Link
TW (1) TWI563612B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201222740A (en) * 2010-05-27 2012-06-01 Stats Chippac Ltd Integrated circuit packaging system with dual side connection and method of manufacture thereof
TW201227922A (en) * 2010-12-30 2012-07-01 Chipsip Technology Co Ltd Stacked package structure with covers

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201222740A (en) * 2010-05-27 2012-06-01 Stats Chippac Ltd Integrated circuit packaging system with dual side connection and method of manufacture thereof
TW201227922A (en) * 2010-12-30 2012-07-01 Chipsip Technology Co Ltd Stacked package structure with covers

Also Published As

Publication number Publication date
TW201541574A (en) 2015-11-01

Similar Documents

Publication Publication Date Title
GB2548186B (en) Stacked semiconductor chip RGBZ sensor
TWI562322B (en) Semiconductor device packages
SG11201610172WA (en) Package-on-package stacked microelectronic structures
SG10201400390YA (en) Package structure
SG10201401622RA (en) Package structure
HK1221069A1 (en) Semiconductor device
HK1208761A1 (en) Semiconductor device
HK1224080A1 (en) Semiconductor device
HK1224079A1 (en) Semiconductor device
SG11201701990SA (en) High density fan out package structure
AU362919S (en) Blister package
AU361269S (en) Package
HK1210874A1 (en) Semiconductor device
HK1223193A1 (en) Semiconductor device
HK1215894A1 (en) Reconstitution techniques for semiconductor packages
AP00703S1 (en) Blister package
TWI560882B (en) Semiconductor structure
HK1215100A1 (en) Reconstituted interposer semiconductor package
SG11201701725QA (en) Semiconductor device
HK1223732A1 (en) Semiconductor device
HK1216940A1 (en) Semiconductor device
EP3689775C0 (en) Package
TWI560850B (en) Semiconductor device
AU362914S (en) Blister package
AU362913S (en) Blister package