TWI489171B - Pixel array substrate, display panel, contact window structure and manufacturing method thereof - Google Patents

Pixel array substrate, display panel, contact window structure and manufacturing method thereof Download PDF

Info

Publication number
TWI489171B
TWI489171B TW101118977A TW101118977A TWI489171B TW I489171 B TWI489171 B TW I489171B TW 101118977 A TW101118977 A TW 101118977A TW 101118977 A TW101118977 A TW 101118977A TW I489171 B TWI489171 B TW I489171B
Authority
TW
Taiwan
Prior art keywords
insulating layer
contact window
layer
pixel
conductor
Prior art date
Application number
TW101118977A
Other languages
Chinese (zh)
Other versions
TW201348805A (en
Inventor
Wen Bin Hsu
Yu Mou Chen
Ming Yan Chen
Chih Yao Chao
Original Assignee
Au Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Au Optronics Corp filed Critical Au Optronics Corp
Priority to TW101118977A priority Critical patent/TWI489171B/en
Priority to CN201210259516.9A priority patent/CN102749779B/en
Publication of TW201348805A publication Critical patent/TW201348805A/en
Application granted granted Critical
Publication of TWI489171B publication Critical patent/TWI489171B/en

Links

Description

畫素陣列基板、顯示面板、接觸窗結構及其製造方法Pixel array substrate, display panel, contact window structure and manufacturing method thereof

本發明是有關於一種畫素陣列基板、顯示面板及接觸窗結構及其製造方法,且特別是有關於一種良率佳的畫素陣列基板、顯示面板、接觸窗結構及其製造方法。The invention relates to a pixel array substrate, a display panel and a contact window structure and a manufacturing method thereof, and particularly relates to a pixel array substrate, a display panel, a contact window structure and a manufacturing method thereof.

在半導體製程中,常需要在作為隔離之絕緣層中形成接觸窗(Contact Window)結構,藉以連接上下兩層導電層,或是連接半導體基底與低層導電層。In a semiconductor process, it is often necessary to form a contact window structure in an insulating layer as an isolation, thereby connecting the upper and lower conductive layers or connecting the semiconductor substrate and the lower conductive layer.

圖1為一種習知的接觸窗結構。為使第一導電層140及第二導電層170能做電性連接,在第一導電層140上依序覆蓋第一絕緣層150與第二絕緣層160之後,會以蝕刻方式製作出接觸窗100A。之後,再覆蓋上第二層導電層170。然而,第一絕緣層150與第二絕緣層160由不同材料所構成,因此在蝕刻製程中第一絕緣層150的被蝕刻速率大於第二絕緣層160的被蝕刻速率。如此一來,因為第一絕緣層150被蝕刻的較快,導致覆蓋其上的第二絕緣層160有部分尚未被蝕刻,而這部分會懸空於第一絕緣層150上方。因此,後續形成的第二導電層170無法完整地覆蓋接觸窗100A,使第二導電層170的可靠度產生問題。Figure 1 is a conventional contact window structure. In order to enable the first conductive layer 140 and the second conductive layer 170 to be electrically connected, after the first insulating layer 150 and the second insulating layer 160 are sequentially covered on the first conductive layer 140, a contact window is formed by etching. 100A. Thereafter, the second conductive layer 170 is overlaid. However, the first insulating layer 150 and the second insulating layer 160 are made of different materials, so the etch rate of the first insulating layer 150 is greater than the etch rate of the second insulating layer 160 in the etching process. As such, because the first insulating layer 150 is etched faster, a portion of the second insulating layer 160 overlying it is not yet etched, and this portion is suspended above the first insulating layer 150. Therefore, the subsequently formed second conductive layer 170 cannot completely cover the contact window 100A, causing problems in the reliability of the second conductive layer 170.

此外,第二導電層170後續可能會再覆蓋上另外的兩層導電層與一層絕緣層以做為電容。但第二絕緣層160的懸空部分會使後續覆蓋上的絕緣層產生一樣的懸空問題, 導致作為電容的上下電極而應該互相絕緣的兩個導電層導通,最終使得電容失效。In addition, the second conductive layer 170 may be subsequently covered with another two conductive layers and an insulating layer as capacitors. However, the suspended portion of the second insulating layer 160 causes the same overhanging problem in the insulating layer on the subsequent cover. The two conductive layers that should be insulated from each other as the upper and lower electrodes of the capacitor are turned on, eventually causing the capacitor to fail.

本發明提供一種接觸窗結構,可解決其中絕緣層懸空的問題。The invention provides a contact window structure, which can solve the problem that the insulating layer is suspended.

本發明提供一種畫素陣列基板與顯示面板,可解決良率不佳的問題。The invention provides a pixel array substrate and a display panel, which can solve the problem of poor yield.

本發明提供一種接觸窗結構的製造方法,可解決其中絕緣層懸空的問題。The invention provides a manufacturing method of a contact window structure, which can solve the problem that the insulating layer is suspended.

本發明提出一種接觸窗結構,包括一第一導體層、一第一絕緣層、一第二絕緣層以及一第二導體層。第一導體層配置於一基板上。第一絕緣層覆蓋第一導體層與基板,且具有一第一接觸窗。其中第一導體層的一部份暴露於第一接觸窗。第二絕緣層覆蓋第一絕緣層,且具有一第二接觸窗,其中第一接觸窗暴露於第二接觸窗。第一絕緣層的材質不同於第二絕緣層的材質。對於相同蝕刻液,第一絕緣層的被蝕刻速率大於第二絕緣層的被蝕刻速率,第二絕緣層靠近第一絕緣層的部分的被蝕刻速率大於第二絕緣層遠離第一絕緣層的部分的被蝕刻速率。第二導體層覆蓋第一接觸窗與第二接觸窗,並接觸第一導體層暴露於第一接觸窗的部份。The invention provides a contact window structure comprising a first conductor layer, a first insulating layer, a second insulating layer and a second conductor layer. The first conductor layer is disposed on a substrate. The first insulating layer covers the first conductor layer and the substrate and has a first contact window. A portion of the first conductor layer is exposed to the first contact window. The second insulating layer covers the first insulating layer and has a second contact window, wherein the first contact window is exposed to the second contact window. The material of the first insulating layer is different from the material of the second insulating layer. For the same etchant, the etch rate of the first insulating layer is greater than the etch rate of the second insulating layer, and the etch rate of the portion of the second insulating layer adjacent to the first insulating layer is greater than the portion of the second insulating layer away from the first insulating layer The rate of being etched. The second conductor layer covers the first contact window and the second contact window and contacts a portion of the first conductor layer exposed to the first contact window.

本發明提出一種畫素陣列基板,此畫素陣列基板包括前述的接觸窗結構。The invention provides a pixel array substrate comprising the aforementioned contact window structure.

本發明提出一種顯示面板,包括一對向基板、一顯示介質與前述的畫素陣列基板。顯示介質配置於對向基板與畫素陣列基板之間。The invention provides a display panel comprising a pair of substrates, a display medium and the aforementioned pixel array substrate. The display medium is disposed between the opposite substrate and the pixel array substrate.

在本發明一實施例中,上述之接觸窗結構的第一絕緣層的材質為氧化矽。In an embodiment of the invention, the first insulating layer of the contact window structure is made of ruthenium oxide.

在本發明一實施例中,上述之接觸窗結構的第二絕緣層的材質為氮化矽,且第二絕緣層靠近第一絕緣層的部分的氮矽比大於第二絕緣層遠離第一絕緣層的部分的氮矽比。In an embodiment of the invention, the second insulating layer of the contact window structure is made of tantalum nitride, and the nitrogen nitride ratio of the portion of the second insulating layer adjacent to the first insulating layer is greater than the second insulating layer away from the first insulating layer. The ratio of nitrogen to bismuth of the portion of the layer.

在本發明一實施例中,上述之接觸窗結構中,其中對於相同蝕刻液,第二絕緣層從靠近第一絕緣層的部分至遠離第一絕緣層的部分的被蝕刻速率是漸進變化。In an embodiment of the invention, in the above contact structure, wherein the etching rate of the second insulating layer from the portion close to the first insulating layer to the portion away from the first insulating layer is a gradual change for the same etching liquid.

在本發明一實施例中,上述之接觸窗結構中,其中對於相同蝕刻液,第二絕緣層從靠近第一絕緣層的部分至遠離第一絕緣層的部分的被蝕刻速率是兩階段變化。In an embodiment of the invention, in the above contact structure, wherein the etching rate of the second insulating layer from the portion close to the first insulating layer to the portion away from the first insulating layer is a two-stage change for the same etching liquid.

在本發明一實施例中,上述之接觸窗結構中更包括一第一透明導電層、一第二透明導電層以及一第三絕緣層。第一透明導電層覆蓋並接觸第二導體層。第三絕緣層配置於第一透明導電層與第二透明導電層之間,以形成一電容。In an embodiment of the invention, the contact window structure further includes a first transparent conductive layer, a second transparent conductive layer and a third insulating layer. The first transparent conductive layer covers and contacts the second conductor layer. The third insulating layer is disposed between the first transparent conductive layer and the second transparent conductive layer to form a capacitor.

在本發明一實施例中,上述之畫素陣列基板更包括多個畫素驅動單元。每一畫素驅動單元包括一畫素電極與一對向電極。畫素電極具有多個第一條狀圖案,對向電極具有多個第二條狀圖案,而第一條狀圖案與第二條狀圖案交替排列。對向電極與畫素電極相互電性絕緣。In an embodiment of the invention, the pixel array substrate further includes a plurality of pixel driving units. Each pixel driving unit includes a pixel electrode and a pair of electrodes. The pixel electrode has a plurality of first strip patterns, and the opposite electrode has a plurality of second strip patterns, and the first strip patterns and the second strip patterns are alternately arranged. The counter electrode and the pixel electrode are electrically insulated from each other.

在本發明一實施例中,上述之畫素陣列基板之畫素驅動單元的畫素電極與對向電極位於同一平面上。In an embodiment of the invention, the pixel electrode of the pixel driving unit of the pixel array substrate is located on the same plane as the opposite electrode.

在本發明一實施例中,上述之畫素陣列基板之畫素驅動單元的畫素電極與對向電極位於不同平面上。In an embodiment of the invention, the pixel electrode of the pixel driving unit of the pixel array substrate and the opposite electrode are located on different planes.

在本發明一實施例中,上述之畫素陣列基板更包括多個畫素驅動單元,每一畫素驅動單元包括一畫素電極與一對向電極。畫素電極具有多個第一條狀圖案且位於同一平面上,對向電極位於畫素電極下方,且畫素電極與對向電極相互電性絕緣。In an embodiment of the invention, the pixel array substrate further includes a plurality of pixel driving units, and each of the pixel driving units includes a pixel electrode and a pair of electrodes. The pixel electrode has a plurality of first strip patterns and is located on the same plane, and the opposite electrode is located under the pixel electrode, and the pixel electrode and the counter electrode are electrically insulated from each other.

本發明提出一接觸窗結構的製造方法,包括下列步驟。首先,形成一第一導體層於一基板上。接著形成一第一絕緣層以覆蓋第一導體層與基板。之後,形成一第二絕緣層以覆蓋第一絕緣層。其中,第一絕緣層的材質不同於第二絕緣層的材質。對於相同蝕刻液,第一絕緣層的被蝕刻速率大於第二絕緣層的被蝕刻速率。在第二絕緣層中,靠近第一絕緣層的部分的被蝕刻速率大於遠離第一絕緣層的部分的被蝕刻速率。在形成第一絕緣層與第二絕緣層後,接著蝕刻第一絕緣層與第二絕緣層,以於第一絕緣層形成一第一接觸窗,以及於第二絕緣層形成一第二接觸窗。其中,第一導體層的一部份暴露於第一接觸窗,第一接觸窗暴露於第二接觸窗。最後,形成一第二導體層以覆蓋第一接觸窗與第二接觸窗,並接觸第一導體層暴露於第一接觸窗的部份。The present invention proposes a method of fabricating a contact window structure comprising the following steps. First, a first conductor layer is formed on a substrate. A first insulating layer is then formed to cover the first conductor layer and the substrate. Thereafter, a second insulating layer is formed to cover the first insulating layer. The material of the first insulating layer is different from the material of the second insulating layer. For the same etchant, the etch rate of the first insulating layer is greater than the etch rate of the second insulating layer. In the second insulating layer, an etch rate of a portion close to the first insulating layer is greater than an etch rate of a portion away from the first insulating layer. After forming the first insulating layer and the second insulating layer, etching the first insulating layer and the second insulating layer to form a first contact window in the first insulating layer and forming a second contact window in the second insulating layer . Wherein a portion of the first conductor layer is exposed to the first contact window and the first contact window is exposed to the second contact window. Finally, a second conductor layer is formed to cover the first contact window and the second contact window and to contact the portion of the first conductor layer exposed to the first contact window.

在本發明一實施例中,上述之接觸窗結構的製造方法 裡,形成第二絕緣層的方法包括使用矽烷與氨氣進行化學氣相沈積製程,並於進行化學氣相沈積製程的過程中調低氨氣對矽烷的比例。In an embodiment of the invention, the method for manufacturing the above contact window structure The method of forming the second insulating layer includes performing a chemical vapor deposition process using decane and ammonia gas, and reducing the ratio of ammonia to decane during the chemical vapor deposition process.

在本發明一實施例中,上述之接觸窗結構的製造方法裡,進行化學氣相沈積製程的過程時,前段時的氨氣對矽烷的比例為七比一,後段時的氨氣對矽烷的比例為三比一。In an embodiment of the present invention, in the manufacturing method of the contact window structure, when the chemical vapor deposition process is performed, the ratio of ammonia to decane in the front stage is seven to one, and the ammonia in the latter stage is on the decane. The ratio is three to one.

在本發明一實施例中,上述之接觸窗結構的製造方法裡,進行化學氣相沈積製程的過程中,調低氨氣對矽烷的比例的方式是漸進調低。In an embodiment of the invention, in the method of manufacturing the contact window structure described above, the manner of lowering the ratio of ammonia to decane during the chemical vapor deposition process is progressively lower.

在本發明一實施例中,上述之接觸窗結構的製造方法裡,蝕刻第一絕緣層與第二絕緣層的方法包括先進行乾式蝕刻再進行濕式蝕刻。In an embodiment of the invention, in the method for fabricating a contact window structure, the method of etching the first insulating layer and the second insulating layer comprises first performing dry etching and then performing wet etching.

在本發明一實施例中,上述之接觸窗結構的製造方法,在形成該第二導體層之後更包括進行下列步驟。形成一第一透明導電層以覆蓋並接觸第二導體層。形成一第三絕緣層以覆蓋第一透明導電層。形成一第二透明導電層於第三絕緣層上,以形成一電容。In an embodiment of the invention, the method for fabricating the contact window structure further includes the following steps after forming the second conductor layer. A first transparent conductive layer is formed to cover and contact the second conductor layer. A third insulating layer is formed to cover the first transparent conductive layer. A second transparent conductive layer is formed on the third insulating layer to form a capacitor.

基於上述,在本發明之畫素陣列基板、顯示面板、接觸窗結構及其製造方法中,接觸窗結構的第二絕緣層在靠近第一絕緣層的部分的被蝕刻速率與第一絕緣層較為相近。如此可提高接觸窗結構的良率。Based on the above, in the pixel array substrate, the display panel, the contact window structure, and the method of fabricating the same according to the present invention, the second insulating layer of the contact window structure is etched at a portion closer to the first insulating layer than the first insulating layer. similar. This improves the yield of the contact window structure.

為讓本發明之上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。The above described features and advantages of the present invention will be more apparent from the following description.

圖2是依照本發明之第一實施例之一種顯示面板的剖面示意圖。圖2中省略部分元件以使圖面清楚。請先參考圖2。顯示面板200包括一對向基板210、一顯示介質220、一畫素陣列基板230。顯示介質220例如是液晶分子,配置於對向基板210與畫素陣列基板230之間。對向基板210例如是彩色濾光片,其具有紅色、綠色以及藍色等彩色濾光膜(圖2中未繪示)的彩色濾光基板或者是無色的透明玻璃基板。2 is a cross-sectional view showing a display panel in accordance with a first embodiment of the present invention. Some of the elements are omitted in Fig. 2 to make the drawings clear. Please refer to Figure 2 first. The display panel 200 includes a pair of substrates 210, a display medium 220, and a pixel array substrate 230. The display medium 220 is, for example, liquid crystal molecules, and is disposed between the opposite substrate 210 and the pixel array substrate 230. The counter substrate 210 is, for example, a color filter having a color filter substrate (not shown in FIG. 2) such as red, green, and blue, or a colorless transparent glass substrate.

圖3是圖2之畫素陣列基板的局部上視圖。圖4是圖3之畫素陣列基板沿AA’線的剖面圖。如圖3所繪示,畫素陣列基板230包括一接觸窗結構231。請接著參考圖4,此接觸窗結構231包括一第一導體層2316、一第一絕緣層2315、一第二絕緣層2317以及一第二導體層2318。第一導體層2316配置於一基板2311上。第一絕緣層2315覆蓋第一導體層2316與基板2311,且具有一第一接觸窗2315a。其中,第一導體層2316的一部份暴露於第一接觸窗2315a。第二絕緣層2317覆蓋第一絕緣層2315,且具有一第二接觸窗2317a。第一接觸窗2315a暴露於第二接觸窗2317a。第二導體層2318覆蓋第一接觸窗2315a與第二接觸窗2317a,並接觸第一導體層2316暴露於第一接觸窗2315a的部份。3 is a partial top view of the pixel array substrate of FIG. 2. Figure 4 is a cross-sectional view of the pixel array substrate of Figure 3 taken along line AA'. As shown in FIG. 3, the pixel array substrate 230 includes a contact window structure 231. Referring to FIG. 4 , the contact structure 231 includes a first conductor layer 2316 , a first insulating layer 2315 , a second insulating layer 2317 , and a second conductor layer 2318 . The first conductor layer 2316 is disposed on a substrate 2311. The first insulating layer 2315 covers the first conductor layer 2316 and the substrate 2311 and has a first contact window 2315a. Wherein a portion of the first conductor layer 2316 is exposed to the first contact window 2315a. The second insulating layer 2317 covers the first insulating layer 2315 and has a second contact window 2317a. The first contact window 2315a is exposed to the second contact window 2317a. The second conductor layer 2318 covers the first contact window 2315a and the second contact window 2317a and contacts a portion of the first conductor layer 2316 exposed to the first contact window 2315a.

第一絕緣層2315的材質與第二絕緣層2317的材質不同。對於相同蝕刻液,第一絕緣層2315的被蝕刻速率大於 第二絕緣層2317的被蝕刻速率。在第二絕緣層2317中,靠近第一絕緣層2315的部分的被蝕刻速率大於第二絕緣層2317遠離第一絕緣層2315的部分的被蝕刻速率。換言之,相對於第二絕緣層2317遠離第一絕緣層2315的部分的被蝕刻速率,第二絕緣層2317靠近第一絕緣層2315的部分的被蝕刻速率會比較接近第一絕緣層2315的被蝕刻速率。因此,蝕刻第一絕緣層2315與第二絕緣層2317後,第一絕緣層2315與第二絕緣層2317的交界處被蝕刻後會較為連續,減少部份的第二絕緣層2317懸空於第一絕緣層2315上方的機會,確保第二導體層2318完整而連續地覆蓋第一接觸窗2315a與第二接觸窗2317a。The material of the first insulating layer 2315 is different from the material of the second insulating layer 2317. For the same etchant, the etch rate of the first insulating layer 2315 is greater than The etch rate of the second insulating layer 2317. In the second insulating layer 2317, the etch rate of the portion near the first insulating layer 2315 is greater than the etch rate of the portion of the second insulating layer 2317 away from the first insulating layer 2315. In other words, with respect to the etch rate of the portion of the second insulating layer 2317 away from the first insulating layer 2315, the etch rate of the portion of the second insulating layer 2317 close to the first insulating layer 2315 is relatively close to that of the first insulating layer 2315. rate. Therefore, after the first insulating layer 2315 and the second insulating layer 2317 are etched, the boundary between the first insulating layer 2315 and the second insulating layer 2317 is etched, and the second insulating layer 2317 is suspended first. The opportunity above the insulating layer 2315 ensures that the second conductor layer 2318 completely and continuously covers the first contact window 2315a and the second contact window 2317a.

在本實施例中,第一絕緣層2315的材質是氧化矽(SiOx ),第二絕緣層2317的材質為氮化矽(SiNx ),但本發明並不以此為限。第二絕緣層2317靠近第一絕緣層2315的部分的氮矽比大於第二絕緣層2317遠離第一絕緣層2315的部分的氮矽比。因此,以相同蝕刻液對第一絕緣層2315與第二絕緣層2317進行蝕刻時,雖然第一絕緣層2315的被蝕刻速率是大於第二絕緣層2317,但遠離第一絕緣層2315的部分的被蝕刻速率是大於靠近第一絕緣層2315的部分的被蝕刻速率,所以靠近第一絕緣層2315的部份的被蝕刻率跟第一絕緣層2315的被蝕刻速率相近。如此,蝕刻後可獲得斜率變化較為連續的第一接觸窗2315a與第二接觸窗2317a的剖面輪廓。本實施例所使用的蝕刻液例如是氫氟酸(HF acid)。In the present embodiment, the material of the first insulating layer 2315 is yttrium oxide (SiO x ), and the material of the second insulating layer 2317 is tantalum nitride (SiN x ), but the invention is not limited thereto. The nitrogen enthalpy ratio of the portion of the second insulating layer 2317 adjacent to the first insulating layer 2315 is greater than the enthalpy ratio of the portion of the second insulating layer 2317 away from the first insulating layer 2315. Therefore, when the first insulating layer 2315 and the second insulating layer 2317 are etched with the same etching liquid, although the etch rate of the first insulating layer 2315 is greater than the second insulating layer 2317, the portion away from the first insulating layer 2315 The etch rate is greater than the etch rate of the portion near the first insulating layer 2315, so the etch rate of the portion near the first insulating layer 2315 is close to the etch rate of the first insulating layer 2315. Thus, after etching, a cross-sectional profile of the first contact window 2315a and the second contact window 2317a whose slope changes are continuous can be obtained. The etching liquid used in this embodiment is, for example, hydrofluoric acid (HF acid).

本實施例中,對於相同蝕刻液,第二絕緣層2317從靠近第一絕緣層2315的部分至遠離第一絕緣層2315的部分的被蝕刻速率是兩階段變化。在另一個實施例中,對於相同蝕刻液,第二絕緣層2317從靠近第一絕緣層2315的部分至遠離第一絕緣層2315的部分的被蝕刻速率是漸進變化。當然,第二絕緣層2317的被蝕刻速率也可以是三階段以上的變化。In the present embodiment, for the same etching liquid, the etching rate of the second insulating layer 2317 from the portion close to the first insulating layer 2315 to the portion away from the first insulating layer 2315 is a two-stage change. In another embodiment, for the same etchant, the etch rate of the second insulating layer 2317 from the portion near the first insulating layer 2315 to the portion away from the first insulating layer 2315 is a gradual change. Of course, the etch rate of the second insulating layer 2317 may also be a three-stage or more change.

本實施例的接觸窗結構231更包括一第一透明導電層231a、一第二透明導電層231b以及一第三絕緣層2319。第一透明導電層231a覆蓋並接觸第二導體層2318,第三絕緣層2319配置於第一透明導電層231a與第二透明導電層231b之間,以在第一透明導電層231a與第二透明導電層231b之間形成一電容。由於本實施例的第二導體層2318可完整而連續地覆蓋第一接觸窗2315a與第二接觸窗2317a,因此後續的第一透明導電層231a與第二透明導電層231b可確時被第三絕緣層2319電性絕緣。如此,可提高所形成的電容的良率。The contact window structure 231 of the embodiment further includes a first transparent conductive layer 231a, a second transparent conductive layer 231b, and a third insulating layer 2319. The first transparent conductive layer 231a covers and contacts the second conductive layer 2318. The third insulating layer 2319 is disposed between the first transparent conductive layer 231a and the second transparent conductive layer 231b to be transparent between the first transparent conductive layer 231a and the second transparent conductive layer 231a. A capacitor is formed between the conductive layers 231b. Since the second conductor layer 2318 of the embodiment can completely and continuously cover the first contact window 2315a and the second contact window 2317a, the subsequent first transparent conductive layer 231a and the second transparent conductive layer 231b can be confirmed by the third The insulating layer 2319 is electrically insulated. In this way, the yield of the formed capacitor can be improved.

在本實施例中,基板2311與第一導電層2316之間可以有其他材料層存在。基板2311與第一導電層2316之間更依序包括一第一緩衝層2312、一第二緩衝層2313以及一第四絕緣層2314。第一緩衝層2312的材質例如為氧化矽(SiOx ),第二緩衝層2313的材質例如為氮化矽(SiNx )。第一緩衝層2312與第二緩衝層2313可防止基板2311含有的雜質擴散到上層的其他材料層而造成損壞。配置在第一 導電層2316下的第四絕緣層2314則可提供絕緣效果,使第一導電層2316能與下方其他導電材料絕緣。In this embodiment, other material layers may exist between the substrate 2311 and the first conductive layer 2316. A first buffer layer 2312, a second buffer layer 2313 and a fourth insulating layer 2314 are sequentially arranged between the substrate 2311 and the first conductive layer 2316. The material of the first buffer layer 2312 is, for example, yttrium oxide (SiO x ), and the material of the second buffer layer 2313 is, for example, tantalum nitride (SiN x ). The first buffer layer 2312 and the second buffer layer 2313 prevent impurities contained in the substrate 2311 from diffusing to other material layers of the upper layer to cause damage. The fourth insulating layer 2314 disposed under the first conductive layer 2316 can provide an insulating effect to insulate the first conductive layer 2316 from other conductive materials below.

圖5A到圖5F是圖4之接觸窗結構的製造方法之剖面流程示意圖。請先參考圖5A,依序在基板2311上形成第一緩衝層2312、第二緩衝層2313與第四絕緣層2314。基板2311的材質可以是玻璃、石英或是其他類似材質。形成此三層結構的方法可以是化學氣相沈積法(Chemical Vapor Deposition,CVD),但並不限於此,亦可使用其它適合的製程方式,本發明並不對此加以限制。5A to 5F are schematic cross-sectional views showing a method of manufacturing the contact window structure of Fig. 4. Referring to FIG. 5A, first, a first buffer layer 2312, a second buffer layer 2313, and a fourth insulating layer 2314 are formed on the substrate 2311. The material of the substrate 2311 may be glass, quartz or the like. The method for forming the three-layer structure may be Chemical Vapor Deposition (CVD), but is not limited thereto, and other suitable processes may be used, and the present invention is not limited thereto.

接著請參考圖5B,形成第一導體層2316,第一導體層2316係為圖案化結構,於第四絕緣層2314之上。接著,如圖5C所繪示,形成一第一絕緣層2315以覆蓋第一導體層2316與基板2311。再來請參考圖5D,形成一第二絕緣層2317以覆蓋第一絕緣層2315。其中,第一絕緣層2315與第二絕緣層2317能夠使第一導體層2316與後續形成的其他導體層電性絕緣。此外,第一絕緣層2315的材質不同於第二絕緣層2317的材質。對於相同蝕刻液,第一絕緣層2315的被蝕刻速率大於第二絕緣層2317的被蝕刻速率。第二絕緣層2317靠近第一絕緣層2315的部分的被蝕刻速率大於第二絕緣層2317遠離第一絕緣層2315的部分的被蝕刻速率。Next, referring to FIG. 5B, a first conductor layer 2316 is formed. The first conductor layer 2316 is a patterned structure over the fourth insulating layer 2314. Next, as shown in FIG. 5C, a first insulating layer 2315 is formed to cover the first conductor layer 2316 and the substrate 2311. Referring to FIG. 5D again, a second insulating layer 2317 is formed to cover the first insulating layer 2315. The first insulating layer 2315 and the second insulating layer 2317 can electrically insulate the first conductor layer 2316 from other conductor layers formed subsequently. In addition, the material of the first insulating layer 2315 is different from the material of the second insulating layer 2317. For the same etchant, the etch rate of the first insulating layer 2315 is greater than the etch rate of the second insulating layer 2317. The etch rate of the portion of the second insulating layer 2317 adjacent to the first insulating layer 2315 is greater than the etch rate of the portion of the second insulating layer 2317 away from the first insulating layer 2315.

請接著參考圖5E,在圖5E的步驟中,蝕刻第一絕緣層2315與第二絕緣層2317。在此步驟中,會在第一絕緣層2315蝕刻出一第一接觸窗2315a,並且在第二絕緣層 2317蝕刻出一第二接觸窗2317a。此第一接觸窗2315a會暴露於第二接觸窗2317a。蝕刻後的第一絕緣層2315與第二絕緣層2317會讓第一導體層2316的一部份暴露於第一接觸窗2315a。Referring next to FIG. 5E, in the step of FIG. 5E, the first insulating layer 2315 and the second insulating layer 2317 are etched. In this step, a first contact window 2315a is etched in the first insulating layer 2315, and a second insulating layer is formed. 2317 etches a second contact window 2317a. This first contact window 2315a is exposed to the second contact window 2317a. The etched first insulating layer 2315 and the second insulating layer 2317 expose a portion of the first conductor layer 2316 to the first contact window 2315a.

接著,請參考圖5F,在蝕刻步驟後,形成一第二導體層2318以覆蓋第一接觸窗2315a與第二接觸窗2317a。此第二導體層2318會接觸前述第一導體層2316暴露於第一接觸窗2315a的部份。因此,第二導體層2318和第一導體層2316接觸的部分可產生電性連接。Next, referring to FIG. 5F, after the etching step, a second conductor layer 2318 is formed to cover the first contact window 2315a and the second contact window 2317a. The second conductor layer 2318 contacts the portion of the first conductor layer 2316 exposed to the first contact window 2315a. Therefore, the portion of the second conductor layer 2318 that is in contact with the first conductor layer 2316 can be electrically connected.

在本實施例中,第一絕緣層2315的材質為氧化矽,可以使用化學氣相沉積製程來製備。第二絕緣層2317的材料是氮化矽,故可用矽烷(SiH4 )與氨氣(NH3 )進行化學氣相沈積製程形成氮化矽。矽烷提供氮化矽中矽的來源,氨氣提供氮化矽中氮的來源。為了使第二絕緣層2317在靠近第一絕緣層2315的部分的被蝕刻速率大於第二絕緣層2317遠離第一絕緣層2315的部分的被蝕刻速率,可以在進行化學氣相沈積製程的過程中,漸漸調低氨氣對矽烷的比例,使化學氣相沉積製程中行成的氮化矽層的氮矽比(N/Si)漸漸變小。在本實施例中,沉積前段的氨氣對矽烷的比例調整為七比一,而後段時的氨氣對矽烷的比例調整為三比一。In the present embodiment, the material of the first insulating layer 2315 is yttrium oxide, which can be prepared by a chemical vapor deposition process. The material of the second insulating layer 2317 is tantalum nitride, so that a tantalum nitride can be formed by a chemical vapor deposition process using decane (SiH 4 ) and ammonia (NH 3 ). The decane provides a source of bismuth in the tantalum nitride, which provides a source of nitrogen in the tantalum nitride. In order to make the etch rate of the portion of the second insulating layer 2317 close to the first insulating layer 2315 greater than the portion of the second insulating layer 2317 away from the first insulating layer 2315, the CVD process may be performed during the chemical vapor deposition process. The ratio of ammonia to decane is gradually lowered, so that the ratio of nitrogen to bismuth (N/Si) of the tantalum nitride layer formed in the chemical vapor deposition process is gradually decreased. In the present embodiment, the ratio of ammonia gas to decane in the front stage of deposition is adjusted to seven to one, and the ratio of ammonia gas to decane in the latter stage is adjusted to three to one.

由於沉積過程中第二絕緣層2317是覆蓋在第一絕緣層2315上,因此製程中,前段氨氣對矽烷的比例為七比一所形成的氮化矽(氮矽比大)會沉積的較靠近第一絕緣層 2315。後段氨氣對矽烷的比例為三比一所形成的氮化矽(氮矽比小),會接著沉積在前段沉積的氮化矽上。因此在第二絕緣層2317中,靠近第一絕緣層2315的部分的氮矽比會大於第二絕緣層2317中遠離第一絕緣層2315的部分,並藉此調整第二絕緣層2317的被蝕刻速率。Since the second insulating layer 2317 is covered on the first insulating layer 2315 during the deposition process, the ratio of the ammonia gas to the decane in the front stage is seven to one, and the tantalum nitride (larger nitrogen to lanthanum ratio) is deposited in the process. Close to the first insulation layer 2315. The ratio of ammonia to decane in the latter stage is three to one, and the tantalum nitride (small nitrogen to nitrogen ratio) is formed on the tantalum nitride deposited in the previous stage. Therefore, in the second insulating layer 2317, the nitrogen enthalpy ratio of the portion close to the first insulating layer 2315 is larger than the portion of the second insulating layer 2317 remote from the first insulating layer 2315, and thereby the etched second insulating layer 2317 is etched. rate.

製程中調整氨氣對矽烷的比例使沉積的氮化矽具有不同的氮矽比,可使後續蝕刻步驟中,第二絕緣層2317中靠近第一絕緣層2315的部分能與第一絕緣層2315的被蝕刻率較相近。此外,在蝕刻步驟中,形成第一絕緣層2315的第一接觸窗2315a與第二絕緣層2317的第二接觸窗2317a的方式,可以是先進行乾式蝕刻,再進行濕式蝕刻。Adjusting the ratio of ammonia to decane in the process so that the deposited tantalum nitride has different ratios of nitrogen to bismuth, and the portion of the second insulating layer 2317 adjacent to the first insulating layer 2315 and the first insulating layer 2315 can be made in the subsequent etching step. The etch rate is similar. Further, in the etching step, the first contact window 2315a of the first insulating layer 2315 and the second contact window 2317a of the second insulating layer 2317 may be formed by first performing dry etching and then performing wet etching.

然而,調整化學氣相沈積製程過程中,氨氣對矽烷的比例的方式並不限於上述方法。在另一個實施例裡,進行化學氣相沈積製程的過程中,調低氨氣對矽烷的比例是以漸進調低的方式進行,這同樣可達到使第二絕緣層2317靠近第一絕緣層2315的部分的氮矽比會大於第二絕緣層2317遠離第一絕緣層2315的部分的氮矽比,使後續蝕刻步驟中第二絕緣層2317靠近第一絕緣層2315的部分的被蝕刻率較其遠離的部分大。However, the manner in which the ratio of ammonia to decane is adjusted during the chemical vapor deposition process is not limited to the above method. In another embodiment, during the chemical vapor deposition process, the ratio of ammonia to decane is lowered in a progressively lowering manner, which also achieves the second insulating layer 2317 adjacent to the first insulating layer 2315. The enthalpy ratio of the portion of the second insulating layer 2317 away from the first insulating layer 2315 is greater than the nitriding ratio of the portion of the second insulating layer 2317 away from the first insulating layer 2315 in the subsequent etching step. The part that is far away is large.

請再參考圖4,在本實施例中,經由圖5F的步驟形成第二導體層2318之後,更可形成一第一透明導電層231a以覆蓋並接觸第二導體層2318。接著,再形成一第三絕緣層2319覆蓋在第一透明導電層231a上,隨後形成一第二透明導電層231b於第三絕緣層2319上。第一透明導電層 231a與第二透明導電層231b會形成一電容。由圖5A到圖5F的製備流程並配合上述形成第一透明導電層231a、第三絕緣層2319以及第二透明導電層231b的步驟所形成的接觸窗結構231結構將如圖4所繪示。Referring to FIG. 4 again, in the embodiment, after the second conductor layer 2318 is formed through the steps of FIG. 5F, a first transparent conductive layer 231a may be further formed to cover and contact the second conductor layer 2318. Then, a third insulating layer 2319 is formed over the first transparent conductive layer 231a, and then a second transparent conductive layer 231b is formed on the third insulating layer 2319. First transparent conductive layer 231a and the second transparent conductive layer 231b form a capacitor. The structure of the contact window structure 231 formed by the steps of the preparation process of FIGS. 5A to 5F and the above-described steps of forming the first transparent conductive layer 231a, the third insulating layer 2319 and the second transparent conductive layer 231b will be as shown in FIG.

請接著參考圖2與圖3。本實施例的顯示面板200的畫素陣列基板230更包括多個畫素驅動單元232,圖3中僅示意性地繪示出其中一個。每一畫素驅動單元232包括一畫素電極2321與一對向電極2322。畫素電極2321具有多個第一條狀圖案2321a。對向電極2322具有多個第二條狀圖案2322a。第一條狀圖案2321a與第二條狀圖案2322a呈現交替排列,且對向電極2322與畫素電極2321相互電性絕緣。換言之,本實施例之示面板200是一般所稱的共平面切換(In-Plane Switching,IPS)式顯示面板,熟習該項技藝者亦可作等效的設計變更如圖2所繪示,畫素電極2321與對向電極2322位於不同平面上。Please refer to FIG. 2 and FIG. 3 next. The pixel array substrate 230 of the display panel 200 of the present embodiment further includes a plurality of pixel driving units 232, only one of which is schematically illustrated in FIG. Each pixel driving unit 232 includes a pixel electrode 2321 and a pair of electrodes 2322. The pixel electrode 2321 has a plurality of first strip patterns 2321a. The counter electrode 2322 has a plurality of second strip patterns 2322a. The first strip pattern 2321a and the second strip pattern 2322a are alternately arranged, and the opposite electrode 2322 and the pixel electrode 2321 are electrically insulated from each other. In other words, the display panel 200 of the present embodiment is generally referred to as an In-Plane Switching (IPS) type display panel, and those skilled in the art can also make equivalent design changes as shown in FIG. 2, drawing The element electrode 2321 and the counter electrode 2322 are located on different planes.

請接著參考圖6。圖6是依照本發明之第二實施例之顯示面板的剖面示意圖。顯示面板300包括一對向基板210、一顯示介質220、一畫素陣列基板330。由於本實施例與第一實施例實質上相似因此採用相同的標號來表示相同或近似的元件。在畫素陣列基板330中,同樣使用了圖4所繪示的接觸窗結構231。本實施例與前述第一實施例之主要的差異是在於本實施例的顯示面板300中,畫素電極3321與對向電極3322位於同一平面上,其中該些對向電極3322與該第一導體層2316、第二導體層2318及第一透 明導電層231a電性連接,畫素電極3321係與第二透明導電層231b電性連接。本實施例之顯示面板300也是共平面切換式顯示面板。Please refer to Figure 6 below. Figure 6 is a cross-sectional view showing a display panel in accordance with a second embodiment of the present invention. The display panel 300 includes a pair of substrates 210, a display medium 220, and a pixel array substrate 330. Since the present embodiment is substantially similar to the first embodiment, the same reference numerals are used to denote the same or similar elements. In the pixel array substrate 330, the contact window structure 231 illustrated in FIG. 4 is also used. The main difference between the present embodiment and the foregoing first embodiment is that in the display panel 300 of the embodiment, the pixel electrode 3321 and the opposite electrode 3322 are located on the same plane, wherein the opposite electrodes 3322 and the first conductor Layer 2316, second conductor layer 2318 and first through The conductive layer 231a is electrically connected, and the pixel electrode 3321 is electrically connected to the second transparent conductive layer 231b. The display panel 300 of this embodiment is also a coplanar switching display panel.

請再參考圖7。圖7是依照本發明之第三實施例之一種顯示面板的剖面示意圖。圖8是圖7之畫素陣列基板的局部上視圖。顯示面板400包括一對向基板210、一顯示介質220、一畫素陣列基板430。本實施例與第一實施例實質上相似因此採用相同的標號來表示相同或近似的元件,且在畫素陣列基板430中,同樣使用了圖4所繪示的接觸窗結構231。請同時參考圖7與圖8,具體而言,本實施例與前述第一實施例之主要的差異是在於本實施例中,顯示面板400的畫素陣列基板430的畫素驅動單元432中,每一畫素驅動單元432包括一畫素電極4321與一對向電極4322。畫素電極4321具有多個第一條狀圖案4321a且前述的第一條狀圖案4321a位於同一平面上。對向電極4322位於畫素電極4321下方,且畫素電極4321與對向電極4322相互電性絕緣。換言之,本實施例之顯示面板400以邊際場切換(Fringe Field Switching,FFS)式顯示面板為例進行說明,熟習該項技藝者亦可作等效的設計變更。此外,在第三實施例中,關於其他元件的位置配置、製備方法以及材料皆與第一實施例相似,因此不再加以贅述。Please refer to Figure 7 again. Figure 7 is a cross-sectional view showing a display panel in accordance with a third embodiment of the present invention. Figure 8 is a partial top plan view of the pixel array substrate of Figure 7. The display panel 400 includes a pair of substrates 210, a display medium 220, and a pixel array substrate 430. The present embodiment is substantially similar to the first embodiment, and thus the same reference numerals are used to refer to the same or similar elements, and in the pixel array substrate 430, the contact window structure 231 illustrated in FIG. 4 is also used. Please refer to FIG. 7 and FIG. 8 at the same time. Specifically, the main difference between the present embodiment and the foregoing first embodiment is that in the pixel driving unit 432 of the pixel array substrate 430 of the display panel 400 in the embodiment, Each pixel driving unit 432 includes a pixel electrode 4321 and a pair of electrodes 4322. The pixel electrode 4321 has a plurality of first strip patterns 4321a and the aforementioned first strip patterns 4321a are located on the same plane. The counter electrode 4322 is located below the pixel electrode 4321, and the pixel electrode 4321 and the counter electrode 4322 are electrically insulated from each other. In other words, the display panel 400 of the present embodiment is described by taking a Fringe Field Switching (FFS) type display panel as an example, and an equivalent design change can be made by those skilled in the art. Further, in the third embodiment, the positional arrangement, the preparation method, and the materials regarding the other elements are similar to those of the first embodiment, and thus will not be described again.

綜上所述,本發明之接觸窗結構及其製造方法中,第二絕緣層在靠近第一絕緣層的部分的被蝕刻速率與第一絕緣層相近。如此可避免第二絕緣層因為被蝕刻速率較慢而 懸空於下方已被蝕刻的第一絕緣層,進而確保後續形成的材料層的完整性,提高產品的可靠度。此接觸窗結構可應用在畫素陣列基板上,並可將前述畫素陣列基板用於顯示面板當中。In summary, in the contact window structure of the present invention and the method of fabricating the same, the portion of the second insulating layer adjacent to the first insulating layer is etched at a rate close to that of the first insulating layer. In this way, the second insulating layer can be avoided because the etching rate is slow. The first insulating layer that has been etched underneath is suspended, thereby ensuring the integrity of the subsequently formed material layer and improving the reliability of the product. The contact window structure can be applied to a pixel array substrate, and the aforementioned pixel array substrate can be used in a display panel.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,可對本發明的結構作些許之更動與潤飾,故本發明之保護範圍當視後附之申請專利範圍所界定者為准。Although the present invention has been disclosed in the above embodiments, and is not intended to limit the scope of the present invention, those skilled in the art can make some modifications to the structure of the present invention without departing from the spirit and scope of the invention. The scope of protection of the present invention is defined by the scope of the appended patent application.

100A‧‧‧接觸窗100A‧‧‧Contact window

100、231‧‧‧接觸窗結構100, 231‧‧‧ contact window structure

110、2311‧‧‧基板110, 2311‧‧‧ substrate

120‧‧‧緩衝層120‧‧‧buffer layer

130、2319‧‧‧第三絕緣層130, 2319‧‧‧ third insulation layer

140、2316‧‧‧第一導體層140, 2316‧‧‧ first conductor layer

150、2315‧‧‧第一絕緣層150, 2315‧‧‧ first insulation layer

160、2317‧‧‧第二絕緣層160, 2317‧‧‧Second insulation

170、2318‧‧‧第二導體層170, 2318‧‧‧ second conductor layer

200、300、400‧‧‧顯示面板200, 300, 400‧‧‧ display panels

210‧‧‧對向基板210‧‧‧ opposite substrate

220‧‧‧顯示介質220‧‧‧Display media

230、330、430‧‧‧畫素陣列基板230, 330, 430‧‧‧ pixel array substrate

2312‧‧‧第一緩衝層2312‧‧‧First buffer layer

2313‧‧‧第二緩衝層2313‧‧‧Second buffer layer

2314‧‧‧第四絕緣層2314‧‧‧4th insulation

2315a‧‧‧第一接觸窗2315a‧‧‧First contact window

2317a‧‧‧第二接觸窗2317a‧‧‧Second contact window

231a‧‧‧第一透明導電層231a‧‧‧First transparent conductive layer

231b‧‧‧第二透明導電層231b‧‧‧Second transparent conductive layer

232、432‧‧‧畫素驅動單元232, 432‧‧‧ pixel drive unit

2321、3321、4321‧‧‧畫素電極2321, 3321, 4321‧‧‧ pixel electrodes

2321a、4321a‧‧‧第一條狀圖案2321a, 4321a‧‧‧ first strip pattern

2322、3322、4322‧‧‧對向電極2322, 3322, 4322‧‧‧ opposite electrode

2322a‧‧‧第二條狀圖案2322a‧‧‧Second strip pattern

圖1是習知之一種接觸窗結構的示意圖。1 is a schematic view of a conventional contact window structure.

圖2是依照本發明之第一實施例之一種顯示面板的剖面示意圖。2 is a cross-sectional view showing a display panel in accordance with a first embodiment of the present invention.

圖3是圖2之畫素陣列基板的局部上視圖。3 is a partial top view of the pixel array substrate of FIG. 2.

圖4是圖3之畫素陣列基板沿AA’線的剖面圖。Figure 4 is a cross-sectional view of the pixel array substrate of Figure 3 taken along line AA'.

圖5A到圖5F是圖4之接觸窗結構的製造方法之剖面流程示意圖。5A to 5F are schematic cross-sectional views showing a method of manufacturing the contact window structure of Fig. 4.

圖6是依照本發明之第二實施例之一種顯示面板的剖面示意圖。Figure 6 is a cross-sectional view showing a display panel in accordance with a second embodiment of the present invention.

圖7是依照本發明之第三實施例之一種顯示面板的剖面示意圖。Figure 7 is a cross-sectional view showing a display panel in accordance with a third embodiment of the present invention.

圖8是圖7之畫素陣列基板的局部上視圖。Figure 8 is a partial top plan view of the pixel array substrate of Figure 7.

231‧‧‧接觸窗結構231‧‧‧Contact window structure

2311‧‧‧基板2311‧‧‧Substrate

2312‧‧‧第一緩衝層2312‧‧‧First buffer layer

2313‧‧‧第二緩衝層2313‧‧‧Second buffer layer

2314‧‧‧第四絕緣層2314‧‧‧4th insulation

2315‧‧‧第一絕緣層2315‧‧‧First insulation

2315a‧‧‧第一接觸窗2315a‧‧‧First contact window

2316‧‧‧第一導體層2316‧‧‧First conductor layer

2317‧‧‧第二絕緣層2317‧‧‧Second insulation

2317a‧‧‧第二接觸窗2317a‧‧‧Second contact window

2318‧‧‧第二導體層2318‧‧‧Second conductor layer

2319‧‧‧第三絕緣層2319‧‧‧ Third insulation layer

231a‧‧‧第一透明導電層231a‧‧‧First transparent conductive layer

231b‧‧‧第二透明導電層231b‧‧‧Second transparent conductive layer

Claims (27)

一種接觸窗結構,包括:一第一導體層,配置於一基板上;一第一絕緣層,覆蓋該第一導體層與該基板,且具有一第一接觸窗,其中該第一導體層的一部份暴露於該第一接觸窗;一第二絕緣層,覆蓋該第一絕緣層,且具有一第二接觸窗,其中該第一接觸窗暴露於該第二接觸窗,該第一絕緣層的材質不同於該第二絕緣層的材質,對於相同蝕刻液,該第一絕緣層的被蝕刻速率大於該第二絕緣層的被蝕刻速率,該第二絕緣層靠近該第一絕緣層的部分的被蝕刻速率大於該第二絕緣層遠離該第一絕緣層的部分的被蝕刻速率;以及一第二導體層,覆蓋該第一接觸窗與該第二接觸窗並接觸該第一導體層暴露於該第一接觸窗的部份,其中該第一絕緣層的材質為氧化矽,該第二絕緣層的材質為氮化矽,該第二絕緣層靠近該第一絕緣層的部分的氮矽比大於該第二絕緣層遠離該第一絕緣層的部分的氮矽比,且該蝕刻液為氫氟酸。 A contact window structure includes: a first conductor layer disposed on a substrate; a first insulating layer covering the first conductor layer and the substrate, and having a first contact window, wherein the first conductor layer a portion of the first contact window; a second insulating layer covering the first insulating layer and having a second contact window, wherein the first contact window is exposed to the second contact window, the first insulating layer The material of the layer is different from the material of the second insulating layer. For the same etching liquid, the etching rate of the first insulating layer is greater than the etching rate of the second insulating layer, and the second insulating layer is close to the first insulating layer. a portion of the etch rate is greater than an etch rate of the portion of the second insulating layer away from the first insulating layer; and a second conductor layer covering the first contact window and the second contact window and contacting the first conductor layer a portion of the first insulating layer, wherein the first insulating layer is made of tantalum oxide, the second insulating layer is made of tantalum nitride, and the second insulating layer is adjacent to a portion of the first insulating layer. The turns ratio is greater than the second insulating layer Nitrogen from the silicon portion than the first insulating layer, and the etchant is hydrofluoric acid. 如申請專利範圍第1項所述之接觸窗結構,其中該第一絕緣層接觸於該第一導體層,該第二絕緣層接觸於該第一絕緣層。 The contact window structure of claim 1, wherein the first insulating layer is in contact with the first conductive layer, and the second insulating layer is in contact with the first insulating layer. 如申請專利範圍第1項所述之接觸窗結構,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分 至遠離該第一絕緣層的部分的被蝕刻速率是漸進變化。 The contact window structure of claim 1, wherein the second insulating layer is from a portion close to the first insulating layer for the same etching liquid The etch rate to the portion away from the first insulating layer is a gradual change. 如申請專利範圍第1項所述之接觸窗結構,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分至遠離該第一絕緣層的部分的被蝕刻速率是兩階段變化。 The contact window structure of claim 1, wherein for the same etching liquid, an etching rate of the second insulating layer from a portion close to the first insulating layer to a portion away from the first insulating layer is two stages Variety. 如申請專利範圍第1項所述之接觸窗結構,更包括:一第一透明導電層,覆蓋並接觸該第二導體層;一第二透明導電層;以及一第三絕緣層,配置於該第一透明導電層與該第二透明導電層之間,以形成一電容。 The contact window structure of claim 1, further comprising: a first transparent conductive layer covering and contacting the second conductor layer; a second transparent conductive layer; and a third insulating layer disposed on the Between the first transparent conductive layer and the second transparent conductive layer to form a capacitor. 一種畫素陣列基板,包括一接觸窗結構,其中該接觸窗結構包括:一第一導體層,配置於一基板上;一第一絕緣層,覆蓋該第一導體層與該基板,且具有一第一接觸窗,其中該第一導體層的一部份暴露於該第一接觸窗;一第二絕緣層,覆蓋該第一絕緣層,且具有一第二接觸窗,其中該第一接觸窗暴露於該第二接觸窗,該第一絕緣層的材質不同於該第二絕緣層的材質,對於相同蝕刻液,該第一絕緣層的被蝕刻速率大於該第二絕緣層的被蝕刻速率,該第二絕緣層靠近該第一絕緣層的部分的被蝕刻速率大於該第二絕緣層遠離該第一絕緣層的部分的被蝕刻速率;以及一第二導體層,覆蓋該第一接觸窗與該第二接觸窗並接觸該第一導體層暴露於該第一接觸窗的部份, 其中該第一絕緣層的材質為氧化矽,該第二絕緣層的材質為氮化矽,該第二絕緣層靠近該第一絕緣層的部分的氮矽比大於該第二絕緣層遠離該第一絕緣層的部分的氮矽比,且該蝕刻液為氫氟酸。 A pixel array substrate includes a contact window structure, wherein the contact window structure comprises: a first conductor layer disposed on a substrate; a first insulating layer covering the first conductor layer and the substrate, and having a a first contact window, wherein a portion of the first conductor layer is exposed to the first contact window; a second insulating layer covering the first insulating layer and having a second contact window, wherein the first contact window Exposed to the second contact window, the material of the first insulating layer is different from the material of the second insulating layer, and the etching rate of the first insulating layer is greater than the etching rate of the second insulating layer for the same etching solution, An etch rate of a portion of the second insulating layer adjacent to the first insulating layer is greater than an etch rate of a portion of the second insulating layer away from the first insulating layer; and a second conductive layer covering the first contact window The second contact window contacts the portion of the first conductor layer exposed to the first contact window, The material of the first insulating layer is yttrium oxide, the material of the second insulating layer is tantalum nitride, and the ratio of nitrogen to yt of the portion of the second insulating layer adjacent to the first insulating layer is greater than that of the second insulating layer. a nitrogen to bismuth ratio of a portion of an insulating layer, and the etching solution is hydrofluoric acid. 如申請專利範圍第6項所述之畫素陣列基板,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分至遠離該第一絕緣層的部分的被蝕刻速率是漸進變化。 The pixel array substrate of claim 6, wherein for the same etching liquid, an etching rate of the second insulating layer from a portion close to the first insulating layer to a portion away from the first insulating layer is progressive Variety. 如申請專利範圍第6項所述之畫素陣列基板,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分至遠離該第一絕緣層的部分的被蝕刻速率是兩階段變化。 The pixel array substrate of claim 6, wherein for the same etching liquid, an etching rate of the second insulating layer from a portion close to the first insulating layer to a portion away from the first insulating layer is two Stage changes. 如申請專利範圍第6項所述之畫素陣列基板,其中該接觸窗結構更包括:一第一透明導電層,覆蓋並接觸該第二導體層;一第二透明導電層;以及一第三絕緣層,配置於該第一透明導電層與該第二透明導電層之間,以形成一電容。 The pixel array substrate of claim 6, wherein the contact window structure further comprises: a first transparent conductive layer covering and contacting the second conductor layer; a second transparent conductive layer; and a third An insulating layer is disposed between the first transparent conductive layer and the second transparent conductive layer to form a capacitor. 如申請專利範圍第6項所述之畫素陣列基板,更包括多個畫素驅動單元,每一畫素驅動單元包括一畫素電極與一對向電極,該些畫素電極具有多個第一條狀圖案,該些對向電極與該些畫素電極相互電性絕緣,該些對向電極具有多個第二條狀圖案,而該些第一條狀圖案與該些第二條狀圖案交替排列。 The pixel array substrate of claim 6, further comprising a plurality of pixel driving units, each pixel driving unit comprising a pixel electrode and a pair of electrodes, the pixel electrodes having a plurality of pixels a plurality of patterns, the opposite electrodes are electrically insulated from the pixel electrodes, the opposite electrodes have a plurality of second strip patterns, and the first strip patterns and the second strips The patterns are alternately arranged. 如申請專利範圍第10項所述之畫素陣列基板,其 中該些畫素電極與該些對向電極位於同一平面上。 The pixel array substrate according to claim 10, wherein The pixel electrodes are located on the same plane as the counter electrodes. 如申請專利範圍第10項所述之畫素陣列基板,其中該些畫素電極與該些對向電極位於不同平面上。 The pixel array substrate of claim 10, wherein the pixel electrodes and the counter electrodes are located on different planes. 如申請專利範圍第6項所述之畫素陣列基板,更包括多個畫素驅動單元,每一畫素驅動單元包括一畫素電極與一對向電極,該些畫素電極具有多個第一條狀圖案且位於同一平面上,該些對向電極位於該些畫素電極下方,且該些畫素電極與該些對向電極相互電性絕緣。 The pixel array substrate of claim 6, further comprising a plurality of pixel driving units, each pixel driving unit comprising a pixel electrode and a pair of electrodes, the pixel electrodes having a plurality of pixels The strip-shaped patterns are located on the same plane, and the counter electrodes are located under the pixel electrodes, and the pixel electrodes are electrically insulated from the counter electrodes. 一種顯示面板,包括:一對向基板;一顯示介質;一畫素陣列基板,包括一接觸窗結構,其中該顯示介質配置於該對向基板與該畫素陣列基板之間,該接觸窗結構包括:一第一導體層,配置於一基板上;一第一絕緣層,覆蓋該第一導體層與該基板,且具有一第一接觸窗,其中該第一導體層的一部份暴露於該第一接觸窗;一第二絕緣層,覆蓋該第一絕緣層,且具有一第二接觸窗,其中該第一接觸窗暴露於該第二接觸窗,該第一絕緣層的材質不同於該第二絕緣層的材質,對於相同蝕刻液,該第一絕緣層的被蝕刻速率大於該第二絕緣層的被蝕刻速率,該第二絕緣層靠近該第一絕緣層的部分的被蝕刻速率大於該第二絕緣層遠離該第 一絕緣層的部分的被蝕刻速率;以及一第二導體層,覆蓋該第一接觸窗與該第二接觸窗並接觸該第一導體層暴露於該第一接觸窗的部份,其中該第一絕緣層的材質為氧化矽,該第二絕緣層的材質為氮化矽,該第二絕緣層靠近該第一絕緣層的部分的氮矽比大於該第二絕緣層遠離該第一絕緣層的部分的氮矽比,且該蝕刻液為氫氟酸。 A display panel includes: a pair of substrates; a display medium; a pixel array substrate, comprising a contact window structure, wherein the display medium is disposed between the opposite substrate and the pixel array substrate, the contact window structure The first conductor layer is disposed on a substrate; a first insulating layer covers the first conductor layer and the substrate, and has a first contact window, wherein a portion of the first conductor layer is exposed a first contact layer; a second insulating layer covering the first insulating layer and having a second contact window, wherein the first contact window is exposed to the second contact window, the first insulating layer is different in material The material of the second insulating layer, the etching rate of the first insulating layer is greater than the etching rate of the second insulating layer, and the etching rate of the portion of the second insulating layer close to the first insulating layer Greater than the second insulating layer away from the first An etch rate of a portion of an insulating layer; and a second conductor layer covering the first contact window and the second contact window and contacting a portion of the first conductor layer exposed to the first contact window, wherein the first An insulating layer is made of yttrium oxide, the second insulating layer is made of tantalum nitride, and a portion of the second insulating layer adjacent to the first insulating layer has a nitrogen to lanthanum ratio greater than the second insulating layer is away from the first insulating layer. The nitrogen to bismuth ratio of the portion, and the etching solution is hydrofluoric acid. 如申請專利範圍第14項所述之顯示面板,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分至遠離該第一絕緣層的部分的被蝕刻速率是漸進變化。 The display panel of claim 14, wherein the etch rate of the second insulating layer from a portion close to the first insulating layer to a portion away from the first insulating layer is a gradual change for the same etchant. 如申請專利範圍第14項所述之顯示面板,其中對於相同蝕刻液,該第二絕緣層從靠近該第一絕緣層的部分至遠離該第一絕緣層的部分的被蝕刻速率是兩階段變化。 The display panel of claim 14, wherein an etching rate of the second insulating layer from a portion close to the first insulating layer to a portion away from the first insulating layer is a two-stage change for the same etching liquid . 如申請專利範圍第14項所述之顯示面板,其中該接觸窗結構更包括:一第一透明導電層,覆蓋並接觸該第二導體層;一第二透明導電層;以及一第三絕緣層,配置於該第一透明導電層與該第二透明導電層之間,以形成一電容。 The display panel of claim 14, wherein the contact window structure further comprises: a first transparent conductive layer covering and contacting the second conductor layer; a second transparent conductive layer; and a third insulating layer And disposed between the first transparent conductive layer and the second transparent conductive layer to form a capacitor. 如申請專利範圍第14項所述之顯示面板,其中該畫素陣列基板更包括多個畫素驅動單元,每一畫素驅動單元包括一畫素電極與一對向電極,該些畫素電極具有多個第一條狀圖案,該些對向電極與該些畫素電極相互電性絕緣,該些對向電極具有多個第二條狀圖案,而該些第一條 狀圖案與該些第二條狀圖案交替排列。 The display panel of claim 14, wherein the pixel array substrate further comprises a plurality of pixel driving units, each pixel driving unit comprising a pixel electrode and a pair of pixel electrodes, the pixel electrodes Having a plurality of first strip patterns, the counter electrodes are electrically insulated from the pixel electrodes, and the counter electrodes have a plurality of second strip patterns, and the first strips The pattern is alternately arranged with the second strip patterns. 如申請專利範圍第18項所述之顯示面板,其中該些畫素電極與該些對向電極位於同一平面上。 The display panel of claim 18, wherein the pixel electrodes are on the same plane as the counter electrodes. 如申請專利範圍第18項所述之顯示面板,其中該些畫素電極與該些對向電極位於不同平面上。 The display panel of claim 18, wherein the pixel electrodes and the counter electrodes are located on different planes. 如申請專利範圍第14項所述之顯示面板,其中該畫素陣列基板更包括多個畫素驅動單元,每一畫素驅動單元包括一畫素電極與一對向電極,該些畫素電極具有多個第一條狀圖案且位於同一平面上,該些對向電極位於該些畫素電極下方,且該些畫素電極與該些對向電極相互電性絕緣,其中該些對向電極與該第一導體層電性連接。 The display panel of claim 14, wherein the pixel array substrate further comprises a plurality of pixel driving units, each pixel driving unit comprising a pixel electrode and a pair of pixel electrodes, the pixel electrodes Having a plurality of first strip patterns on the same plane, the counter electrodes are located under the pixel electrodes, and the pixel electrodes are electrically insulated from the counter electrodes, wherein the counter electrodes Electrically connected to the first conductor layer. 一種接觸窗結構的製造方法,包括:形成一第一導體層於一基板上;形成一第一絕緣層以覆蓋該第一導體層與該基板;形成一第二絕緣層以覆蓋該第一絕緣層,其中該第一絕緣層的材質不同於該第二絕緣層的材質,對於相同蝕刻液,該第一絕緣層的被蝕刻速率大於該第二絕緣層的被蝕刻速率,該第二絕緣層靠近該第一絕緣層的部分的被蝕刻速率大於該第二絕緣層遠離該第一絕緣層的部分的被蝕刻速率;蝕刻該第一絕緣層與該第二絕緣層,以於該第一絕緣層形成一第一接觸窗,並於該第二絕緣層形成一第二接觸窗,其中該第一導體層的一部份暴露於該第一接觸窗,該第一接觸窗暴露於該第二接觸窗;以及 形成一第二導體層以覆蓋該第一接觸窗與該第二接觸窗,並接觸該第一導體層暴露於該第一接觸窗的部份,其中該第一絕緣層的材質為氧化矽,該第二絕緣層的材質為氮化矽,該第二絕緣層靠近該第一絕緣層的部分的氮矽比大於該第二絕緣層遠離該第一絕緣層的部分的氮矽比,且該蝕刻液為氫氟酸。 A method for manufacturing a contact window structure includes: forming a first conductor layer on a substrate; forming a first insulating layer to cover the first conductor layer and the substrate; forming a second insulating layer to cover the first insulation a layer, wherein a material of the first insulating layer is different from a material of the second insulating layer, and an etching rate of the first insulating layer is greater than an etching rate of the second insulating layer for the same etching liquid, the second insulating layer An etch rate of a portion adjacent to the first insulating layer is greater than an etch rate of a portion of the second insulating layer away from the first insulating layer; etching the first insulating layer and the second insulating layer to the first insulating layer Forming a first contact window and forming a second contact window on the second insulating layer, wherein a portion of the first conductor layer is exposed to the first contact window, the first contact window being exposed to the second Contact window; Forming a second conductor layer to cover the first contact window and the second contact window, and contacting a portion of the first conductor layer exposed to the first contact window, wherein the first insulating layer is made of yttrium oxide. The material of the second insulating layer is tantalum nitride, and the ratio of nitrogen to yt of the portion of the second insulating layer adjacent to the first insulating layer is greater than the ratio of nitrogen to germanium of the portion of the second insulating layer away from the first insulating layer, and The etching solution is hydrofluoric acid. 如申請專利範圍第22項所述之接觸窗結構的製造方法,其中形成該第二絕緣層的方法包括使用矽烷與氨氣進行化學氣相沈積製程,並於進行化學氣相沈積製程的過程中調低氨氣對矽烷的比例。 The method for manufacturing a contact window structure according to claim 22, wherein the method for forming the second insulating layer comprises performing a chemical vapor deposition process using decane and ammonia, and performing a chemical vapor deposition process. Reduce the ratio of ammonia to decane. 如申請專利範圍第23項所述之接觸窗結構的製造方法,其中進行化學氣相沈積製程的過程中,前段時的氨氣對矽烷的比例為七比一,後段時的氨氣對矽烷的比例為三比一。 The method for manufacturing a contact window structure according to claim 23, wherein in the process of performing the chemical vapor deposition process, the ratio of ammonia to decane in the front stage is seven to one, and the ammonia in the latter stage is on decane. The ratio is three to one. 如申請專利範圍第23項所述之接觸窗結構的製造方法,其中進行化學氣相沈積製程的過程中,調低氨氣對矽烷的比例的方式是漸進調低。 The method for manufacturing a contact window structure according to claim 23, wherein in the process of performing the chemical vapor deposition process, the manner of lowering the ratio of ammonia to decane is gradually lowered. 如申請專利範圍第22項所述之接觸窗結構的製造方法,其中蝕刻該第一絕緣層與該第二絕緣層的方法包括先進行乾式蝕刻再進行濕式蝕刻。 The method of manufacturing a contact window structure according to claim 22, wherein the etching the first insulating layer and the second insulating layer comprises performing dry etching followed by wet etching. 如申請專利範圍第22項所述之接觸窗結構的製造方法,其中在形成該第二導體層之後更包括:形成一第一透明導電層以覆蓋並接觸該第二導體層;形成一第三絕緣層以覆蓋該第一透明導電層;以及形成一第二透明導電層於該第三絕緣層上,以形成一 電容。The method of manufacturing the contact window structure of claim 22, further comprising: forming a first transparent conductive layer to cover and contact the second conductive layer after forming the second conductive layer; forming a third An insulating layer covering the first transparent conductive layer; and forming a second transparent conductive layer on the third insulating layer to form a capacitance.
TW101118977A 2012-05-28 2012-05-28 Pixel array substrate, display panel, contact window structure and manufacturing method thereof TWI489171B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101118977A TWI489171B (en) 2012-05-28 2012-05-28 Pixel array substrate, display panel, contact window structure and manufacturing method thereof
CN201210259516.9A CN102749779B (en) 2012-05-28 2012-07-25 Pixel array substrate, display panel, contact window structure and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101118977A TWI489171B (en) 2012-05-28 2012-05-28 Pixel array substrate, display panel, contact window structure and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW201348805A TW201348805A (en) 2013-12-01
TWI489171B true TWI489171B (en) 2015-06-21

Family

ID=47030092

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101118977A TWI489171B (en) 2012-05-28 2012-05-28 Pixel array substrate, display panel, contact window structure and manufacturing method thereof

Country Status (2)

Country Link
CN (1) CN102749779B (en)
TW (1) TWI489171B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10191345B2 (en) * 2016-11-01 2019-01-29 Innolux Corporation Display device
CN111952250B (en) * 2020-08-10 2023-08-29 昆山龙腾光电股份有限公司 Manufacturing method of array substrate and array substrate

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW275702B (en) * 1995-08-25 1996-05-11 Winbond Electronics Corp Smooth process for sidewall of IC contact and metal via
US6747289B2 (en) * 2000-04-27 2004-06-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating thereof
JP2004294805A (en) * 2003-03-27 2004-10-21 Advanced Display Inc Liquid crystal display, manufacturing method of display device, and patterning method
CN1697128A (en) * 2004-05-12 2005-11-16 精工爱普生株式会社 Semiconductor device and manufacturing method thereof, electro-optical device and manufacturing method thereof, and electronic apparatus
CN102270644A (en) * 2010-06-04 2011-12-07 三星电子株式会社 Thin film transistor display panel and manufacturing method of same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3743273B2 (en) * 2000-09-27 2006-02-08 セイコーエプソン株式会社 Manufacturing method of electro-optical device
JP4752967B2 (en) * 2009-01-27 2011-08-17 カシオ計算機株式会社 Multilayer film forming method and display panel manufacturing method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW275702B (en) * 1995-08-25 1996-05-11 Winbond Electronics Corp Smooth process for sidewall of IC contact and metal via
US6747289B2 (en) * 2000-04-27 2004-06-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating thereof
JP2004294805A (en) * 2003-03-27 2004-10-21 Advanced Display Inc Liquid crystal display, manufacturing method of display device, and patterning method
CN1697128A (en) * 2004-05-12 2005-11-16 精工爱普生株式会社 Semiconductor device and manufacturing method thereof, electro-optical device and manufacturing method thereof, and electronic apparatus
CN102270644A (en) * 2010-06-04 2011-12-07 三星电子株式会社 Thin film transistor display panel and manufacturing method of same

Also Published As

Publication number Publication date
TW201348805A (en) 2013-12-01
CN102749779A (en) 2012-10-24
CN102749779B (en) 2015-06-24

Similar Documents

Publication Publication Date Title
CN108376672B (en) Array substrate, preparation method thereof and display device
US7871846B2 (en) Thin-film transistor, TFT-array substrate, liquid-crystal display device and method of fabricating the same
CN103943628B (en) TFT array substrate, manufacturing method and display panel thereof
CN102683318B (en) Internal multilayer electrode connecting structure and connecting method for silicon capacitor
CN103413810A (en) Pixel structure, display panel and manufacturing method of pixel structure
US20160057871A1 (en) Array substrate, manufacturing method thereof, and flat panel display device
US20170148819A1 (en) Preparation method of conductive via hole structure, array substrate and display device
TWI545733B (en) Display panel
WO2015096381A1 (en) Array substrate and manufacturing method thereof, and display device
TWI489171B (en) Pixel array substrate, display panel, contact window structure and manufacturing method thereof
CN106952865B (en) Semiconductor structure and forming method thereof
WO2015003406A1 (en) Tft-lcd array substrate and display device
CN105511188A (en) Array substrate, manufacturing method for array substrate and liquid crystal display device
JP2002111004A (en) Method for manufacturing array substrate
CN103941448B (en) A kind of thin-film transistor array base-plate and preparation method thereof, liquid crystal display
JP2001332740A (en) Method for manufacturing array board
US20070063349A1 (en) Interconnect structure and method of manufacturing the same
CN110085520B (en) Thin film transistor and method of fabricating the same
CN106229296A (en) The forming method of metal level and tft array substrate in array base palte
CN103117249A (en) Method for manufacturing passivation layer on pixel electrode, liquid crystal display and manufacturing method thereof
CN104124278B (en) Thin film transistor, display array substrate and manufacturing method thereof
TWI523239B (en) Thin-film transistor and a method for fabricating the same
CN109887883A (en) A kind of array substrate and its manufacturing method
CN102930981B (en) A kind of electric capacity and preparation method thereof
CN107579068A (en) The preparation method and grid structure of the grid oxic horizon of three-dimensional computer flash memory device