TWI485747B - Securing mechanism and method for wafer bonder - Google Patents

Securing mechanism and method for wafer bonder Download PDF

Info

Publication number
TWI485747B
TWI485747B TW100136149A TW100136149A TWI485747B TW I485747 B TWI485747 B TW I485747B TW 100136149 A TW100136149 A TW 100136149A TW 100136149 A TW100136149 A TW 100136149A TW I485747 B TWI485747 B TW I485747B
Authority
TW
Taiwan
Prior art keywords
cover
wafer
support beam
base member
bonding
Prior art date
Application number
TW100136149A
Other languages
Chinese (zh)
Other versions
TW201222623A (en
Inventor
Steve Canale
David J Zapp
Original Assignee
Skyworks Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Skyworks Solutions Inc filed Critical Skyworks Solutions Inc
Publication of TW201222623A publication Critical patent/TW201222623A/en
Application granted granted Critical
Publication of TWI485747B publication Critical patent/TWI485747B/en

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B37/00Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
    • B32B37/10Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the pressing technique, e.g. using action of vacuum or fluid pressure
    • B32B37/1009Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the pressing technique, e.g. using action of vacuum or fluid pressure using vacuum and fluid pressure
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B38/00Ancillary operations in connection with laminating processes
    • B32B38/18Handling of layers or the laminate
    • B32B38/1858Handling of layers or the laminate using vacuum
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/673Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6838Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2310/00Treatment by energy or chemical effects
    • B32B2310/08Treatment by energy or chemical effects by wave energy or particle radiation
    • B32B2310/0806Treatment by energy or chemical effects by wave energy or particle radiation using electromagnetic radiation
    • B32B2310/0843Treatment by energy or chemical effects by wave energy or particle radiation using electromagnetic radiation using laser
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2457/00Electrical equipment
    • B32B2457/14Semiconductor wafers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B38/00Ancillary operations in connection with laminating processes
    • B32B38/0004Cutting, tearing or severing, e.g. bursting; Cutter details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6834Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68372Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T292/00Closure fasteners
    • Y10T292/45Rod clamps

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Fluid Mechanics (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Die Bonding (AREA)

Description

用於晶圓接合器之固定機制及方法Fixing mechanism and method for wafer bonder

本發明大體而言係關於半導體晶圓處理技術之領域,且更特定而言係關於用於一晶圓接合裝置之一固定機制。The present invention relates generally to the field of semiconductor wafer processing techniques and, more particularly, to a fixed mechanism for a wafer bonding apparatus.

在涉及薄及/或易碎晶圓之某些處理操作中,可期望將一晶圓安裝至一板以用於支撐及更容易處置。此一安裝程序有時稱作一接合程序,且可係藉由(例如)使用一黏合劑而達成。In certain processing operations involving thin and/or fragile wafers, it may be desirable to mount a wafer to a board for support and easier handling. This setup procedure is sometimes referred to as a bonding procedure and can be achieved, for example, by using an adhesive.

在某些接合程序中,可藉由施加熱而使接合至一板之一晶圓固化。在此熱施加期間,通常期望施加均勻機械壓力以使得該晶圓與該板以一大體平行方式變為接合。In some bonding processes, one of the wafers bonded to one of the plates can be cured by the application of heat. During this heat application, it is generally desirable to apply a uniform mechanical pressure to cause the wafer to become joined to the plate in a generally parallel manner.

在某些實施方案中,本發明係關於一種用於將一晶圓接合至一板之設備。該設備包含一基底部件,該基底部件具有經定尺寸以接納經組態以接合之一晶圓與一板之一接納側。該設備進一步包含一蓋子,該蓋子具有第一相對側與第二相對側且經組態以相對於該基底部件而放置於一敞開位置及一關閉位置中。該敞開位置促進該晶圓與該板在該基底部件上之定位以用於接合及在該接合之後自該基底部件移除晶圓與板之該經接合總成。該關閉位置促進該晶圓與該板之接合。當該蓋子處於該關閉位置中時,該第一側經定尺寸以嚙合該基底部件之接納側。該設備進一步包含一或多個固定機制。每一固定機制經組態以在該蓋子處於該關閉位置中時嚙合該蓋子之該第二側並自該蓋子之該第二側對該蓋子之該第二側施加一固定力,從而抵靠該基底部件之該接納側推動該蓋子。In certain embodiments, the present invention is directed to an apparatus for joining a wafer to a board. The apparatus includes a base member sized to receive a configuration to engage one of the wafers and one of the receiving sides of a plate. The apparatus further includes a cover having a first opposing side and a second opposing side and configured to be placed in an open position and a closed position relative to the base member. The open position facilitates positioning of the wafer and the plate on the base member for bonding and removing the bonded assembly of wafers and plates from the base member after the bonding. The closed position facilitates engagement of the wafer with the plate. The first side is sized to engage the receiving side of the base member when the cover is in the closed position. The device further includes one or more fixed mechanisms. Each securing mechanism is configured to engage the second side of the cover when the cover is in the closed position and apply a securing force to the second side of the cover from the second side of the cover to abut The receiving side of the base member pushes the cover.

在某些實施例中,該蓋子可在該蓋子之該第一側與該第二側之間包含一固體板。當該蓋子處於該關閉位置中時,該基底部件之該接納側與該蓋子之該第一側可界定一接合室。In some embodiments, the cover can include a solid plate between the first side and the second side of the cover. The receiving side of the base member and the first side of the cover may define an engagement chamber when the cover is in the closed position.

在某些實施例中,該蓋子可經組態以便將該接合室與該蓋子之該第二側實質上分離。該蓋子可進一步包含安置於該蓋子之第一側上之一隔板。該隔板可經定尺寸及經組態以在該接合期間將一接合力提供至該晶圓及該板。該蓋子可在其第一側之一部分與該隔板後面之一位置之間包含一壓力通道。該壓力通道可允許氣體壓力提供至該位置以允許該隔板提供該接合力。該基底部件之接納側可界定一壓力通道,該壓力通道經組態以自一源接納氣體且與該蓋子之該壓力通道連通以便將該氣體壓力提供至該隔板後面之該位置。該基底部件可進一步包含與一抽吸源連通之一抽吸開口。該抽吸開口可經安置以便在該接合期間固持晶圓與板之該總成。In some embodiments, the cover can be configured to substantially separate the engagement chamber from the second side of the cover. The lid may further comprise a partition disposed on the first side of the lid. The spacer can be sized and configured to provide a bonding force to the wafer and the board during the bonding. The cover may include a pressure channel between a portion of the first side thereof and a position behind the partition. The pressure passage may allow gas pressure to be provided to the position to allow the diaphragm to provide the engagement force. The receiving side of the base member can define a pressure passage configured to receive gas from a source and communicate with the pressure passage of the cover to provide the gas pressure to the location behind the diaphragm. The base member can further include a suction opening in communication with a suction source. The suction opening can be positioned to hold the assembly of wafers and plates during the bonding.

在某些實施例中,該基底部件可進一步包含安置於該接納側上之第一密封及第二密封。該第一密封可經組態以在外部與該基底部件之該壓力通道之間提供一氣封。該第二密封可經組態以在該基底部件之該壓力通道與該接合室之間提供一氣封。In some embodiments, the base member can further include a first seal and a second seal disposed on the receiving side. The first seal can be configured to provide a gas seal between the exterior and the pressure channel of the base member. The second seal can be configured to provide a gas seal between the pressure channel of the base member and the joint chamber.

在某些實施例中,該固定機制可包含一夾持裝置,該夾持裝置安裝至耦合至該基底部件之一安裝結構。該夾持裝置可具有一推動連桿,該推動連桿經組態以嚙合該蓋子之該第二側且藉助其端中之一者抵靠該蓋子之該第二側推動以提供該固定力。當該蓋子處於該關閉位置中時,該安裝結構可定位於該基底部件之周邊及該蓋子之周邊外部之一位置處。In some embodiments, the securing mechanism can include a gripping device mounted to a mounting structure coupled to the base member. The clamping device can have a push link configured to engage the second side of the cover and urged against the second side of the cover by one of its ends to provide the securing force . The mounting structure can be positioned at a location around the perimeter of the base member and outside of the perimeter of the cover when the cover is in the closed position.

在某些實施例中,該固定機制可進一步包含一支撐樑,該支撐樑經組態以將該推動連桿耦合至該安裝結構。該支撐樑可進一步經組態以在該蓋子處於該關閉位置中時將該推動連桿定位至該蓋子之周邊內之一位置。該推動連桿及該支撐樑可經組態以便允許自該支撐樑至嚙合該蓋子之該第二側之該端調整該推動連桿之長度。In some embodiments, the securing mechanism can further include a support beam configured to couple the push link to the mounting structure. The support beam can be further configured to position the push link to a position within the perimeter of the cover when the cover is in the closed position. The push link and the support beam can be configured to allow adjustment of the length of the push link from the support beam to the end of the second side that engages the cover.

在某些實施例中,該固定機制可進一步包含一鎖閉柄,該鎖閉柄經組態以在該推動連桿正將該固定力提供至該蓋子之該第二側時嚙合並鎖閉該支撐樑。該鎖閉柄可經組態以藉由一凸輪作用來鎖閉該支撐樑。In some embodiments, the securing mechanism can further include a latching handle configured to engage and latch when the push link is providing the securing force to the second side of the cover The support beam. The locking handle can be configured to lock the support beam by a cam action.

在某些實施方案中,本發明係關於一種晶圓接合台,該晶圓接合台具有上文所概述之該等設備中之一或多者。In certain embodiments, the present invention is directed to a wafer bonding station having one or more of the devices outlined above.

在某些實施方案中,本發明係關於一種用於將一晶圓接合至一板之方法。該方法包含在一晶圓與一板之間施加一黏合劑以便形成該晶圓與該板之一總成。該方法進一步包含將該總成定位於一接合區域上。該方法進一步包含將一蓋子定位於該接合區域上方。該蓋子具有一外部表面及一內部表面,該蓋子經組態以促進將壓力施加至該總成。該方法進一步包含自該蓋子之該外部表面側將一推動力施加於該蓋子之該外部表面上以便以一實質上固定定向來固定該蓋子。沿具有垂直於由該晶圓界定之一平面之一分量之一方向引導該推動力。該方法進一步包含藉由將壓力及熱施加至該總成來接合該總成。In certain embodiments, the present invention is directed to a method for joining a wafer to a board. The method includes applying an adhesive between a wafer and a board to form an assembly of the wafer and the board. The method further includes positioning the assembly on a joint region. The method further includes positioning a cover over the joint region. The cover has an outer surface and an inner surface that is configured to facilitate application of pressure to the assembly. The method further includes applying a pushing force from the outer surface side of the cover to the outer surface of the cover to secure the cover in a substantially fixed orientation. The urging force is directed along a direction having one of the components perpendicular to a plane defined by the wafer. The method further includes engaging the assembly by applying pressure and heat to the assembly.

在某些實施例中,該方法可進一步包含在完成該接合之後移除該蓋子之該外部表面上之該推動力以便允許自該接合區域移除該蓋子。In certain embodiments, the method can further include removing the urging force on the outer surface of the lid after the joining is completed to allow removal of the lid from the joint region.

在某些實施方案中,本發明係關於一種用於固定一晶圓接合設備之一蓋子之裝置。該裝置包含一基底,該基底耦合至該晶圓接合裝置之一支撐結構且在該蓋子處於一關閉位置中時安置於該蓋子之周邊外部之一位置處。該裝置進一步包含一支撐樑,該支撐樑具有以樞轉方式安裝至該基底之一第一端以便允許該支撐樑放置於一脫離位置及一嚙合位置中。該裝置進一步包含一推動連桿,該推動連桿具有一軸線且在該支撐樑上之一安裝位置處安裝至該支撐樑以使得該推動連桿以相對於該支撐樑之一角度自該安裝位置延伸至一推動端達一長度。該安裝位置與該支撐樑之該第一端分離一距離。該長度、該角度及該距離中之至少一者經選擇以便在該支撐樑處於該嚙合位置中時,該推動連桿之該推動端嚙合處於其關閉位置中之該蓋子之一上部表面,其中該推動連桿之軸線距該蓋子之上部表面所界定之一平面之一法線小於大約20度。該裝置進一步包含一鎖閉機制,該鎖閉機制經組態以分別將該支撐樑鎖閉於該嚙合位置中且自該嚙合位置解鎖該支撐樑。In certain embodiments, the present invention is directed to an apparatus for securing a lid of a wafer bonding apparatus. The device includes a substrate coupled to a support structure of the wafer bonding apparatus and disposed at a location external to the periphery of the cover when the cover is in a closed position. The apparatus further includes a support beam having a first end that is pivotally mounted to the base to allow the support beam to be placed in a disengaged position and an engaged position. The device further includes a push link having an axis and mounted to the support beam at a mounting location on the support beam such that the push link is mounted at an angle relative to the support beam The position extends to a push end for a length. The mounting location is separated from the first end of the support beam by a distance. At least one of the length, the angle, and the distance is selected such that the push end of the push link engages an upper surface of the cover in its closed position when the support beam is in the engaged position, wherein The axis of the push link is less than about 20 degrees from a normal to a plane defined by the upper surface of the cover. The device further includes a latching mechanism configured to lock the support beam in the engaged position and to unlock the support beam from the engaged position, respectively.

在某些實施例中,該推動連桿之軸線距該法線可小於大約5度。In some embodiments, the axis of the push link can be less than about 5 degrees from the normal.

出於概述本發明之目的,本文中已闡述該等發明之某些態樣、優點及新穎特徵。應理解,未必可根據本發明之任一特定實施例來達成所有此等優點。因此,可以達成或最佳化如本文中所教示之一個優點或優點群組而未必達成如本文中可教示或提出之其他優點之方式體現或實施本發明。For purposes of summarizing the invention, certain aspects, advantages, and novel features of the invention are set forth herein. It should be understood that not necessarily all such advantages may be achieved in accordance with any particular embodiment of the invention. Accordingly, the invention may be embodied or carried out in a manner that is a versatile or advantageous combination of the teachings of the invention.

本文中所提供之標題(若有)僅為了方便起見而未必影響所主張之本發明之範疇或意義。The headings, if any, provided herein are for convenience only and do not necessarily affect the scope or meaning of the claimed invention.

本文中提供用於處理諸如半導體晶圓之晶圓之各種方法及裝置。圖1展示其中進一步處理一功能性晶圓以形成諸如通孔之穿晶圓特徵及後側金屬層之一程序10之一實例。如圖1中進一步展示,實例性程序10可包含將一晶圓接合至一載體以便支撐及/或促進該程序之各個步驟期間之處置,並在完成此等步驟之後將該晶圓自該載體去接合。圖1進一步展示可進一步處理與該載體分離之此一晶圓以便產出若干個晶粒。Various methods and apparatus for processing wafers such as semiconductor wafers are provided herein. 1 shows an example of a program 10 in which a functional wafer is further processed to form a through-wafer feature such as a via and a backside metal layer. As further shown in FIG. 1, the example program 10 can include bonding a wafer to a carrier to support and/or facilitate handling during various steps of the process, and after completing the steps, the wafer is self-supported. Go to join. Figure 1 further shows that the wafer separated from the carrier can be further processed to produce a plurality of dies.

在本文中之說明中,在GaAs基板晶圓之背景下闡述各種實例。然而,將理解,可在處理其他類型之半導體晶圓時實施本發明之特徵中之某些或全部特徵。此外,該等特徵中之某些特徵亦可應用於涉及非半導體晶圓之情況。In the description herein, various examples are set forth in the context of a GaAs substrate wafer. However, it will be understood that some or all of the features of the present invention may be implemented while processing other types of semiconductor wafers. Moreover, some of these features can also be applied to situations involving non-semiconductor wafers.

在本文中之說明中,在後側處理晶圓之背景下闡述各種實例。然而,將理解,可在前側處理晶圓時實施本發明之特徵中之某些或全部特徵。In the description herein, various examples are set forth in the context of processing wafers on the back side. However, it will be understood that some or all of the features of the present invention may be implemented while the wafer is being processed on the front side.

在圖1之程序10中,可提供一功能性晶圓(方塊11)。圖2A繪示具有第一側及第二側之此一晶圓30之一側視圖。該第一側可係一前側,且該第二側係一後側。In the procedure 10 of Figure 1, a functional wafer (block 11) can be provided. 2A illustrates a side view of the wafer 30 having a first side and a second side. The first side can be a front side and the second side can be a rear side.

圖2B繪示晶圓30之一部分31之一放大視圖。晶圓30可包含一基板層32(例如,一GaAs基板層)。晶圓30可進一步包含形成於其前側上或中之若干個特徵。在所展示之實例中,將一電晶體33及一金屬墊35繪示為形成於該前側上。將實例性電晶體33繪示為具有一射極34b、基極34a、34c及一集極34d。雖然未展示,但該電路亦可包含形成之被動組件,諸如電感器、電容器以及用於合併平面場效電晶體(FET)與異質接面雙極電晶體(HBT)之源極、閘極及汲極。可藉由對已沈積於該基板層上之磊晶層執行之各個程序來形成此等結構。2B shows an enlarged view of one of the portions 31 of the wafer 30. Wafer 30 can include a substrate layer 32 (eg, a GaAs substrate layer). Wafer 30 can further include a number of features formed on or in its front side. In the example shown, a transistor 33 and a metal pad 35 are depicted as being formed on the front side. The exemplary transistor 33 is illustrated as having an emitter 34b, a base 34a, 34c, and a collector 34d. Although not shown, the circuit may also include passive components formed, such as inductors, capacitors, and sources and gates for combining planar field effect transistors (FETs) with heterojunction bipolar transistors (HBTs). Bungee jumping. These structures can be formed by various processes performed on epitaxial layers that have been deposited on the substrate layer.

參照圖1之程序10,可在接合之前以若干種方式測試方塊11之功能性晶圓(方塊12)。此一預接合測試可包含(例如)與程序控制參數相關聯之DC及RF測試。Referring to the procedure 10 of Figure 1, the functional wafer of block 11 can be tested in several ways prior to bonding (block 12). This pre-bond test can include, for example, DC and RF tests associated with program control parameters.

在此測試之後,可將該晶圓接合至一載體(方塊13)。在某些實施方案中,可在該載體在該晶圓上方之情形下達成此一接合。因此,圖2C展示可自接合步驟13產生之晶圓30與一載體40(在該晶圓上方)之一實例性總成。在某些實施方案中,可使用諸如蠟或市售CrystalbondTM 之暫時性安裝黏合劑來接合該晶圓與載體。在圖2C中,此一黏合劑繪示為一黏合劑層38。After this test, the wafer can be bonded to a carrier (block 13). In some embodiments, this bonding can be achieved with the carrier over the wafer. Thus, FIG. 2C shows an exemplary assembly of wafer 30 and a carrier 40 (above the wafer) that can be produced from bonding step 13. In certain embodiments, engage the wafer may be used with a carrier such as wax or Crystalbond TM temporary installation of a commercially available adhesive. In FIG. 2C, the adhesive is illustrated as a layer 38 of adhesive.

在某些實施方案中,載體40可係具有類似於其正在支撐之晶圓之一形狀(例如,圓形)之一板。較佳地,載體板40具有某些物理性質。舉例而言,載體板40可係相對剛性的以用於為晶圓提供結構性支撐。在另一實例中,載體板40可耐受與各個晶圓程序相關聯之若干種化學品及環境。在另一實例中,載體板40可具有某些所要光學性質以促進若干個程序(例如,適應光學校準及檢驗之透明度)。In certain embodiments, the carrier 40 can have a plate that is similar in shape (eg, circular) to one of the wafers it is supporting. Preferably, carrier plate 40 has certain physical properties. For example, the carrier plate 40 can be relatively rigid for providing structural support to the wafer. In another example, carrier plate 40 can withstand several chemicals and environments associated with various wafer programs. In another example, carrier plate 40 can have certain desired optical properties to facilitate several procedures (e.g., to accommodate transparency of optical calibration and inspection).

具有上述性質中之某些或全部性質之材料可包含藍寶石、硼矽酸鹽(亦稱作Pyrex)、石英及玻璃(例如,SCG72)。Materials having some or all of the above properties may comprise sapphire, borosilicate (also known as Pyrex), quartz, and glass (eg, SCG72).

在某些實施方案中,載體板40可經確定尺寸而大於晶圓30。因此,對於圓形晶圓,一載體板亦可具有帶有大於其所支撐之一晶圓之直徑之一直徑之一圓形形狀。載體板之此一較大尺寸可促進所安裝晶圓之較容易處置,且因此可允許更高效地處理該晶圓之周邊處或附近之區域。In some embodiments, carrier plate 40 can be sized larger than wafer 30. Thus, for a circular wafer, a carrier plate can also have a circular shape with a diameter greater than one of the diameters of one of the wafers it supports. This larger size of the carrier plate facilitates easier handling of the mounted wafer and, thus, allows for more efficient processing of areas at or near the perimeter of the wafer.

表1A及表1B列出各種實例性尺寸範圍及可在圖1之程序10中利用之某些實例性圓形形狀之載體板之實例性尺寸。Tables 1A and 1B list exemplary dimensions of various exemplary size ranges and carrier plates of certain exemplary circular shapes that may be utilized in the process 10 of FIG.

圖2D中繪示圖2C中之經接合總成之一放大部分39。該經接合總成可包含其上係若干個裝置(諸如參照圖2B所闡述之電晶體(33)及金屬墊(35))之GaAs基板層32。將具有此等基板(32)及裝置(例如,33、35)之晶圓(30)繪示為經由黏合劑層38接合至載體板40。An enlarged portion 39 of the joined assembly of Figure 2C is illustrated in Figure 2C. The bonded assembly can include a GaAs substrate layer 32 having a plurality of devices thereon, such as the transistor (33) and metal pad (35) illustrated with reference to Figure 2B. Wafers (30) having such substrates (32) and devices (eg, 33, 35) are illustrated as bonded to carrier plate 40 via adhesive layer 38.

如圖2D中所展示,此階段之基板層32具有一厚度d1,且載體板40具有一大體上固定之厚度(例如,表1中之厚度中之一者)。因此,該經接合總成之總厚度(Tassembly )可由層38中之黏合劑量決定。As shown in Figure 2D, the substrate layer 32 at this stage has a thickness d1 and the carrier plate 40 has a substantially fixed thickness (e.g., one of the thicknesses in Table 1). Thus, the total thickness of the joined assembly (T assembly ) can be determined by the amount of bonding in layer 38.

在若干個處理情況下,較佳提供足夠量之黏合劑以覆蓋(一或多個)最高特徵以便產出晶圓與載體板之間的一更均勻黏合,且亦使得此一高特徵不直接嚙合該載體板。因此,在圖2D中所展示之實例中,射極特徵(圖2B中之34b)在該等實例性特徵當中係最高的;且黏合劑層38足夠厚以覆蓋此一特徵並提供晶圓30與載體板40之間的一相對不間斷黏合。In a number of processing situations, it is preferred to provide a sufficient amount of binder to cover the highest feature(s) to produce a more uniform bond between the wafer and the carrier sheet, and also to make this high feature not directly Engage the carrier plate. Thus, in the example shown in FIG. 2D, the emitter feature (34b in FIG. 2B) is the highest among the example features; and the adhesive layer 38 is thick enough to cover this feature and provide the wafer 30. A relatively uninterrupted bond with the carrier plate 40.

參照圖1之程序10,可在方塊14及15中薄化該晶圓(此刻安裝至該載體板)以便產出一所要基板厚度。在方塊14中,可研磨掉基板32之後側(例如,經由藉助粗及細金剛石鑲嵌式研磨輪之兩步驟研磨)以便產出具有一相對粗糙的表面之一中間厚度基板(具有如圖2E中所展示之厚度d2)。在某些實施方案中,可在該基板之底部表面面朝下之情形下執行此一研磨程序。Referring to the procedure 10 of Figure 1, the wafer (which is now mounted to the carrier plate) can be thinned in blocks 14 and 15 to produce a desired substrate thickness. In block 14, the back side of the substrate 32 can be ground (e.g., by two steps of grinding by means of a coarse and fine diamond inlaid grinding wheel) to produce an intermediate thickness substrate having a relatively rough surface (having as in Figure 2E) The thickness shown is d2). In some embodiments, such a grinding process can be performed with the bottom surface of the substrate facing down.

在方塊15中,可移除該相對粗糙的表面以便產出基板32之一較平滑後表面。在某些實施方案中,可藉由一O2 電漿灰化程序,後跟利用酸性或鹼性化學物質之一濕式蝕刻程序來達成對該粗糙基板表面之此移除。此一酸性或鹼性化學物質可包含與H2 O2 及/或H2 O混合之HCl、H2 SO4 、HNO3 、H3 PO4 、H3 COOH、NH4 OH、H2 O2 等。此一蝕刻程序可提供自由於該粗糙研磨表面而對晶圓產生之可能應力之解弛。In block 15, the relatively rough surface can be removed to produce a smoother back surface of one of the substrates 32. In some embodiments, this removal of the rough substrate surface can be achieved by an O 2 plasma ashing procedure followed by a wet etch procedure using one of the acidic or basic chemistry. The acidic or basic chemical may comprise HCl, H 2 SO 4 , HNO 3 , H 3 PO 4 , H 3 COOH, NH 4 OH, H 2 O 2 mixed with H 2 O 2 and/or H 2 O. Wait. This etch process provides for the relaxation of the possible stresses generated on the wafer free of the rough abrasive surface.

在某些實施方案中,可在基板32之後側面朝上之情形下執行上述電漿灰化及濕式蝕刻程序。因此,圖2F中之經接合總成繪示載體板40上方之晶圓30。圖2G展示具有一經薄化及平滑化之表面以及一對應厚度d3之基板層32。In some embodiments, the plasma ashing and wet etching procedures described above can be performed with the substrate 32 facing upside. Thus, the bonded assembly of FIG. 2F depicts the wafer 30 above the carrier plate 40. 2G shows a substrate layer 32 having a thinned and smoothed surface and a corresponding thickness d3.

藉助一實例,一150毫米(亦稱作「6英吋」)GaAs基板之預研磨厚度(圖2D中之d1)可係大約675微米。由於該研磨程序產生之厚度d2(圖2E)可係在大約102微米至120微米之一範圍中。灰化及蝕刻程序可移除大約2微米至20微米之粗糙表面以便產出大約100微米之一厚度(圖2G中之d3)。其他厚度亦可行。By way of an example, a pre-polished thickness (d1 in Figure 2D) of a 150 mm (also referred to as "6 inch") GaAs substrate can be about 675 microns. The thickness d2 (Fig. 2E) produced by the grinding process can be in the range of about 102 microns to 120 microns. The ashing and etching process removes a rough surface of about 2 microns to 20 microns to yield a thickness of about 100 microns (d3 in Figure 2G). Other thicknesses are also available.

在某些情況下,該後側表面經平滑化之基板層之一所要厚度可係一重要設計參數。因此,期望能夠監測薄化(方塊14)及應力解弛(方塊15)程序。由於可難以在晶圓接合至載體板且被處理時量測基板層,因此可量測經接合總成之厚度以便允許推斷該基板層厚度。可藉由(例如)允許在不接觸之情形下偵測表面(例如,基板之後側及載體板之「前」表面)之一氣體(例如,空氣)背壓量測系統來達成此一量測。In some cases, the desired thickness of one of the smoothed substrate layers of the backside surface can be an important design parameter. Therefore, it is desirable to be able to monitor the thinning (block 14) and stress relaxation (block 15) procedures. Since the substrate layer can be difficult to measure when the wafer is bonded to the carrier plate and processed, the thickness of the bonded assembly can be measured to allow for inferring the substrate layer thickness. This measurement can be achieved, for example, by allowing a gas (eg, air) back pressure measurement system to detect a surface (eg, the back side of the substrate and the "front" surface of the carrier plate) without contact. .

如參照圖2D所闡述,可量測經接合總成之厚度(Tassembly );且載體板40及未經薄化基板32之厚度可具有已知值。因此,經接合總成之後續薄化可歸因於基板32之薄化;且可估計基板32之厚度。As illustrated with reference to Figure 2D, the thickness of the bonded assembly ( Tassembly ) can be measured; and the thickness of carrier plate 40 and un-thinned substrate 32 can have known values. Therefore, subsequent thinning of the bonded assembly can be attributed to thinning of the substrate 32; and the thickness of the substrate 32 can be estimated.

參照圖1之程序10,經薄化及應力解弛之晶圓可經歷一穿晶圓通孔形成程序(方塊16)。圖2H至圖2J展示一通孔44之形成期間之不同階段。此一通孔在本文中闡述為自基板32之後側形成且延伸穿過基板32以便終止於實例性金屬墊35處。將理解,本文中所闡述之一或多個特徵亦可實施用於可未必自始至終延伸穿過該基板之其他深特徵。此外,可出於除提供至該前側上之一金屬特徵之一通路以外之目的而形成其他特徵(不管其是否延伸穿過該晶圓)。Referring to the procedure 10 of Figure 1, the thinned and stress relaxed wafer can undergo a through wafer via formation process (block 16). 2H to 2J show different stages during the formation of a through hole 44. This via is described herein as being formed from the back side of the substrate 32 and extending through the substrate 32 to terminate at the example metal pad 35. It will be appreciated that one or more of the features set forth herein may also be implemented for other deep features that may not necessarily extend through the substrate from beginning to end. In addition, other features may be formed for purposes other than providing one of the metal features on the front side (whether or not they extend through the wafer).

為形成界定一蝕刻開口43之一蝕刻抗蝕劑層42(圖2H),可利用光微影。可以已知方式來達成在基板之後表面上塗佈一抗蝕劑材料、曝光一遮罩圖案及顯影經曝光之抗蝕劑塗層。在圖2H之實例性組態中,抗蝕劑層42可具有在約15微米至20微米之一範圍中之一厚度。To form a etch resist layer 42 (Fig. 2H) defining one of the etch openings 43, photolithography can be utilized. Coating a resist material on the surface after the substrate, exposing a mask pattern, and developing the exposed resist coating can be accomplished in a known manner. In the example configuration of FIG. 2H, the resist layer 42 can have a thickness in a range from about 15 microns to 20 microns.

為自該基板之後表面至金屬墊35形成一穿晶圓通孔44(圖2I),可利用諸如乾式電感耦合電漿(ICP)蝕刻(藉助諸如BCl3 /Cl2 之化學物質)之技術。在各種實施方案中,一所要形狀之通孔對於在後續程序中促進其中之適當金屬覆蓋可係一重要設計參數。To form a through-wafer via 44 (FIG. 2I) from the back surface of the substrate to the metal pad 35, techniques such as dry inductively coupled plasma (ICP) etching (by means of chemicals such as BCl 3 /Cl 2 ) can be utilized. In various embodiments, a through hole of a desired shape can be an important design parameter for facilitating proper metal coverage therein in subsequent processes.

圖2J展示所形成之通孔44,其中抗蝕劑層42被移除。為移除抗蝕劑層42,可使用(例如)一批次噴塗工具來施加(諸如)NMP(N-甲基吡啶-2-吡咯烷酮)及EKC之光阻劑剝除溶劑。在各種實施方案中,自基板表面適當移除抗蝕劑材料42可對於後續金屬黏合係一重要考量因素。為移除可在溶劑剝除程序之後剩下之抗蝕劑材料之殘留物,可將一電漿灰化(例如,O2 )程序應用於該晶圓之後側。Figure 2J shows the vias 44 formed in which the resist layer 42 is removed. To remove the resist layer 42, a photoresist coating stripping solvent such as NMP (N-methylpyridine-2-pyrrolidone) and EKC can be applied using, for example, a batch of spray tool. In various embodiments, proper removal of the resist material 42 from the surface of the substrate can be an important consideration for subsequent metal bonding. To remove the residue may be of the resist material remaining after solvent stripping of the program, it may be a plasma ashing (e.g., O 2) procedures apply to the side after the wafer.

參照圖1之程序10,可在方塊17中於基板32之後表面上形成一金屬層。圖2K及圖2L展示黏合層/晶種層及一較厚金屬層之實例。Referring to the procedure 10 of FIG. 1, a metal layer can be formed on the surface of the substrate 32 in block 17. 2K and 2L show examples of an adhesive layer/seed layer and a thicker metal layer.

圖2K展示在某些實施方案中,可藉由(例如)濺鍍在基板之後側及通孔44之表面上形成一黏合劑層45,諸如一個鎳釩(NiV)層。較佳地,在施加NiV之前清潔(例如,藉助HCl)該等表面。圖2K亦展示可藉由(例如)濺鍍在黏合劑層45上形成一晶種層46,諸如一薄金層。此一晶種層促進一厚金屬層47(諸如圖2L中所展示之一厚金層)之形成。在某些實施方案中,可藉由一電鍍技術形成該厚金層。2K shows that in some embodiments, an adhesive layer 45, such as a nickel vanadium (NiV) layer, can be formed on the back side of the substrate and the surface of via 44 by, for example, sputtering. Preferably, the surfaces are cleaned (e.g., by HCl) prior to application of NiV. 2K also shows that a seed layer 46, such as a thin gold layer, can be formed on the adhesive layer 45 by, for example, sputtering. This seed layer promotes the formation of a thick metal layer 47, such as one of the thick gold layers shown in Figure 2L. In some embodiments, the thick gold layer can be formed by an electroplating technique.

在某些實施方案中,可在一預電鍍清潔程序(例如,O2 電漿灰化及HCl清潔)之後執行該鍍金程序。該電鍍可經執行以形成約3微米至6微米之一金層以促進上述電連接性及熱轉移功能性。該經電鍍表面可經歷一電鍍後清潔程序(例如,O2 電漿灰化)。In certain embodiments, the gold plating procedure can be performed after a pre-plating cleaning procedure (eg, O 2 plasma ashing and HCl cleaning). The electroplating can be performed to form a gold layer of about 3 microns to 6 microns to promote the electrical connectivity and thermal transfer functionality described above. The plated surface can undergo a post-plating cleaning procedure (eg, O 2 plasma ashing).

以上述方式形成之金屬層形成電連接至該前側上之金屬墊35之一後側金屬平面。此一連接可為金屬墊35提供一穩健電參考(例如,接地電位)。此一連接亦可提供用於在後側金屬平面與金屬墊35之間傳導熱之一高效通路。The metal layer formed in the above manner is formed to be electrically connected to one of the metal planes on the back side of the metal pad 35 on the front side. This connection provides a robust electrical reference (e.g., ground potential) to the metal pad 35. This connection may also provide an efficient path for conducting heat between the backside metal plane and the metal pad 35.

因此,可看到通孔44中之金屬層之完整性及其連接至金屬墊35及該後側金屬平面之方式可對於晶圓上之各種裝置之效能係重要因素。因此,期望以一有效方式實施該金屬層形成。更特定而言,期望在可不太容易接近之特徵(諸如通孔)中提供一有效金屬層形成。Thus, it can be seen that the integrity of the metal layer in via 44 and its manner of attachment to metal pad 35 and the backside metal plane can be important factors for the performance of various devices on the wafer. Therefore, it is desirable to implement the metal layer formation in an efficient manner. More specifically, it is desirable to provide an effective metal layer formation in features that may not be readily accessible, such as vias.

參照圖1之程序10,具有形成於其後側上之一金屬層之晶圓可經歷一深蝕道(street)形成程序(方塊18)。圖2M至圖2O展示在一深蝕道50之形成期間之不同階段。此一深蝕道在本文中闡述為自晶圓之後側形成且延伸穿過金屬層52以促進後續晶粒單粒化。將理解,本文中所闡述之一或多個特徵亦可實施用於晶圓之後表面上或附近之其他深蝕道狀特徵。此外,可出於除促進該單粒化程序以外之目的而形成其他深蝕道狀特徵。Referring to the procedure 10 of Figure 1, a wafer having a metal layer formed on its back side can undergo a deep street formation process (block 18). 2M through 2O show different stages during the formation of a deep etch 50. This deep etch is described herein as being formed from the back side of the wafer and extending through the metal layer 52 to facilitate subsequent grain singulation. It will be understood that one or more of the features set forth herein may also be implemented for other deep etched features on or near the surface behind the wafer. In addition, other deep etched features may be formed for purposes other than facilitating the singulation process.

為形成界定一蝕刻開口49之一蝕刻抗蝕劑層48(圖2M),可利用光微影。可以已知方式來達成在基板之後表面上塗佈一抗蝕劑材料、曝光一遮罩圖案及顯影經曝光之抗蝕劑塗層。To form a etch resist layer 48 (Fig. 2M) defining one of the etch openings 49, photolithography can be utilized. Coating a resist material on the surface after the substrate, exposing a mask pattern, and developing the exposed resist coating can be accomplished in a known manner.

為形成穿過金屬層52之一深蝕道50(圖2N),可利用(諸如)濕式蝕刻(藉助諸如碘化鉀之化學物質)之技術。可在該蝕刻程序之前執行一預蝕刻清潔程序(例如,O2 電漿灰化)。在各種實施方案中,抗蝕劑48之厚度及此一抗蝕劑施加至該晶圓之後側之方式可對於防止某些非所要效應(諸如通孔環)及在該蝕刻程序期間對通孔邊沿之非所要蝕刻係重要考量因素。To form a deep etch 50 (Fig. 2N) through one of the metal layers 52, techniques such as wet etching (by means of a chemical such as potassium iodide) can be utilized. A pre-etch cleaning process (eg, O 2 plasma ashing) can be performed prior to the etching process. In various embodiments, the thickness of the resist 48 and the manner in which the resist is applied to the back side of the wafer can be used to prevent certain undesirable effects, such as via rings, and through vias during the etching process. The etching of the edges is an important consideration.

圖2O展示所形成之深蝕道50,其中抗蝕劑層48被移除。為移除抗蝕劑層48,可使用(例如)一批次噴塗工具來施加光阻劑剝除溶劑,諸如NMP(N-甲基吡啶-2-吡咯烷酮)。為移除可在溶劑剝除程序之後剩下之抗蝕劑材料之殘留物,可將一電漿灰化(例如,O2 )程序應用於該晶圓之後側。Figure 2O shows the formed deep etch 50 where the resist layer 48 is removed. To remove the resist layer 48, a photoresist stripping solvent such as NMP (N-methylpyridine-2-pyrrolidone) can be applied using, for example, a batch of spray tool. To remove the residue may be of the resist material remaining after solvent stripping of the program, it may be a plasma ashing (e.g., O 2) procedures apply to the side after the wafer.

在參照圖1及圖2所闡述之實例性後側晶圓程序中,深蝕道(50)形成及抗蝕劑(48)之移除產出不再需要安裝至一載體板之一晶圓。因此,參照圖1之程序10,在方塊19中將該晶圓與該載體板去接合或分離。圖2P至圖2R展示晶圓30之分離及清潔之不同階段。In the exemplary backside wafer procedure illustrated with reference to Figures 1 and 2, the formation of the deep etch (50) and the removal of the resist (48) no longer need to be mounted to one of the carrier plates. . Thus, referring to the procedure 10 of Figure 1, the wafer is debonded or separated from the carrier plate in block 19. 2P through 2R show different stages of separation and cleaning of wafer 30.

在某些實施方案中,可在晶圓30在載體板40下方之情形下執行晶圓30與載體板40之分離(圖2P)。為將晶圓30與載體板40分離,可對黏合劑層38加熱以減小黏合劑之接合性質。對於實例性CrystalbondTM 黏合劑,達到約130℃至170℃之一範圍之一高溫可使該黏合劑熔化以促進晶圓30與載體板40更容易分離。可將某一形式之機械力施加至晶圓30、載體板40或其某一組合,以達成此分離(圖2P中之箭頭53)。在各種實施方案中,在減小晶圓上之擦刮及裂紋之可能性之情形下達成晶圓之此一分離可對於促進良好晶粒之一高良率係一重要程序參數。In some embodiments, the separation of wafer 30 from carrier plate 40 can be performed with wafer 30 under carrier plate 40 (FIG. 2P). To separate the wafer 30 from the carrier plate 40, the adhesive layer 38 can be heated to reduce the bonding properties of the adhesive. For exemplary Crystalbond TM binder, up to about one to one 130 ℃ 170 ℃ temperature range allows the melted adhesive 30 to facilitate wafer carrier plate 40 is more easily separated. Some form of mechanical force can be applied to wafer 30, carrier plate 40, or some combination thereof to achieve this separation (arrow 53 in Figure 2P). In various embodiments, achieving such separation of the wafer in the event of reducing the likelihood of scratches and cracks on the wafer can be an important program parameter for promoting high yield of one of the good grains.

在圖2P及圖2Q中,將黏合劑層38繪示為保持與晶圓30在一起而非載體板40。將理解,某些黏合劑可保持與載體板40在一起。In FIGS. 2P and 2Q, the adhesive layer 38 is depicted as being held with the wafer 30 instead of the carrier plate 40. It will be appreciated that certain adhesives may remain with the carrier sheet 40.

圖2R展示黏合劑38自晶圓30之前側被移除。可藉由一清潔溶液(例如,丙酮)來移除該黏合劑,且可藉由(例如)一電漿灰化(例如,O2 )程序進一步移除剩下之殘留物。2R shows that the adhesive 38 is removed from the front side of the wafer 30. It may be by a cleaning solution (e.g., acetone) to remove the binder, and may be by (e.g.) a plasma ashing (e.g., O 2) of a program further remove remaining residue.

參照圖1之程序10,可在單粒化之前以若干種方式測試(方塊20)方塊19之經去接合晶圓。此一去接合後測試可包含(例如)經由對晶圓之前側使用程序控制參數來測試形成於穿晶圓通孔上之金屬互連件之電阻。其他測試可解決與各種程序相關聯之品質控制,諸如穿晶圓通孔蝕刻、晶種層沈積及鍍金之品質。Referring to the procedure 10 of Figure 1, the debonded wafer of block 19 can be tested (block 20) in several ways prior to singulation. This post-bonding test can include testing the resistance of the metal interconnect formed on the through-wafer via, for example, using program control parameters on the front side of the wafer. Other tests address quality control associated with various programs, such as through-wafer via etching, seed layer deposition, and gold plating quality.

參照圖1之程序10,可切割經測試晶圓以產出若干個晶粒(方塊21)。在某些實施方案中,方塊18中形成之深蝕道(50)中之至少某些深蝕道可促進該切割程序。圖2S展示正沿著深蝕道50進行以便將一晶粒60陣列分離成個別晶粒之切割61。此一切割程序可藉由(例如)一金剛石劃線與輥輪折斷器、鋸或雷射來達成。Referring to the procedure 10 of Figure 1, the tested wafer can be diced to produce a plurality of dies (block 21). In certain embodiments, at least some of the deep etch channels formed in block 18 may facilitate the cutting process. 2S shows a cut 61 that is being performed along the deep etch track 50 to separate an array of dies 60 into individual dies. This cutting procedure can be achieved, for example, by a diamond scribing and roller breaker, saw or laser.

在雷射切割之背景下,圖2T展示藉由一雷射切割之毗鄰晶粒60之邊緣上之一效應。當雷射進行切割61時,通常形成一粗糙邊緣特徵62(通常稱作重鑄)。此一重鑄之存在可增加一裂紋形成於其中且傳播至對應晶粒之功能性部分中之可能性。In the context of laser cutting, Figure 2T shows one effect on the edge of adjacent grain 60 cut by a laser. When the laser is cut 61, a rough edge feature 62 (commonly referred to as recasting) is typically formed. The presence of such a recast can increase the likelihood that a crack will form therein and propagate into the functional portion of the corresponding die.

因此,參照圖1之程序10,可在方塊22中執行使用酸性及/或鹼性化學物質(例如,類似於參照方塊15所闡述之實例)之一重鑄蝕刻程序。對重鑄特徵62及由該重鑄形成之缺陷之此蝕刻增加晶粒強度且減小晶粒裂紋斷裂之可能性(圖2U)。Thus, referring to the procedure 10 of FIG. 1, an etching process using one of acidic and/or alkaline chemicals (e.g., similar to the examples set forth with reference to block 15) can be performed in block 22. This etching of the recast feature 62 and the defects formed by the recast increases the grain strength and reduces the likelihood of grain crack rupture (Fig. 2U).

參照圖1之程序10,可進一步檢驗並隨後封裝經重鑄蝕刻之晶粒(圖2V)。Referring to the procedure 10 of Figure 1, the re-etched etched grains can be further inspected and subsequently packaged (Fig. 2V).

如本文參照圖1及圖2所闡述,程序10中之某些操作可從具有暫時接合至一載體板之一晶圓獲益。一旦完成此等操作,就可自該載體板移除或去接合該晶圓。圖3至圖7藉助實例展示具有一固定機制之一接合設備,該固定機制減小不需要之碎屑或小物件引入至該接合程序發生之一區域中之可能性。As explained herein with respect to Figures 1 and 2, certain operations in the process 10 may benefit from having a wafer temporarily bonded to a carrier plate. Once such operations are completed, the wafer can be removed or unbonded from the carrier plate. Figures 3 through 7 show, by way of example, a joining device having a securing mechanism that reduces the likelihood of unwanted debris or small items being introduced into one of the areas where the joining procedure occurs.

將理解,可在參照圖1及圖2所闡述之實例性穿晶圓通孔程序中以及在其他處理情形中實施與去接合裝置及方法相關聯之一或多個特徵。亦將理解,可在不同類型之基於半導體之晶圓中實施與去接合裝置及方法相關聯之一或多個特徵,該等不同種類之基於半導體之晶圓包含但不限於係由諸如以下材料之半導體材料形成之彼等基於半導體之晶圓:族IV、III-V、II-VI、I-VII、IV-VI、V-VI、II-V;氧化物;分層半導體;磁性半導體;有機半導體;電荷轉移複合物及其他半導體。此外,亦可在涉及非基於半導體之晶圓與另一結構分離之情形中實施某些本文中所闡述之特徵。It will be appreciated that one or more of the features associated with the de-bonding device and method can be implemented in the example through-wafer via procedure illustrated with reference to Figures 1 and 2 and in other processing situations. It will also be appreciated that one or more features associated with de-bonding devices and methods can be implemented in different types of semiconductor-based wafers including, but not limited to, materials such as The semiconductor materials are formed by their semiconductor-based wafers: Groups IV, III-V, II-VI, I-VII, IV-VI, V-VI, II-V; oxides; layered semiconductors; magnetic semiconductors; Organic semiconductors; charge transfer complexes and other semiconductors. In addition, some of the features set forth herein may also be implemented in situations involving non-semiconductor-based wafers being separated from another structure.

可在經控制之環境(諸如與各種清潔房間相關聯之彼等環境)中執行各種晶圓處理操作。除其他受控制之環境因素之外,一清潔房間之「清潔性」大大減小空氣中流通之小粒子(例如,灰塵粒子、棉絨等)之濃度以便減小安定於晶圓上之此等粒子之可能性。此等粒子對晶圓之有害效應係已知的。Various wafer processing operations can be performed in a controlled environment, such as those associated with various clean rooms. In addition to other controlled environmental factors, the "cleanability" of a clean room greatly reduces the concentration of small particles (eg, dust particles, lint, etc.) circulating in the air to reduce stability on the wafer. The possibility of particles. The harmful effects of such particles on the wafer are known.

圖3A及圖3B展示具有一下部部件102及一上部部件104之一接合設備100之側視圖及平面視圖。下部部件102及/或上部部件104可界定一接合室106,一晶圓(未展示)可在接合室106中經歷與一載體板(未展示)之一接合程序。在某些情形中,此一接合程序可涉及使已施加(例如,旋塗於上面)之一黏合劑固化。可藉由施加熱來促進此一固化程序。接合設備100可經適當組態以便在晶圓與載體板實質上平行之情形下產生晶圓與載體板之一經接合總成。3A and 3B show side and plan views of the bonding apparatus 100 having one of the lower member 102 and an upper member 104. The lower member 102 and/or the upper member 104 can define a bonding chamber 106 into which a wafer (not shown) can undergo a bonding procedure with one of the carrier plates (not shown). In some cases, this bonding procedure can involve curing one of the adhesives that have been applied (eg, spin-on). This curing process can be facilitated by the application of heat. Bonding device 100 can be suitably configured to produce a bonded assembly of one of the wafer and the carrier plate with the wafer substantially parallel to the carrier plate.

上部部件104可移動(如一箭頭124所繪示)以便允許敞開及關閉接合室106。上部部件104可敞開以允許裝載未固化之晶圓-載體總成及卸載經固化之晶圓-載體總成。上部部件104可關閉以促進該固化程序。The upper member 104 is movable (as indicated by an arrow 124) to allow the engagement chamber 106 to be opened and closed. The upper member 104 can be opened to allow loading of the uncured wafer-carrier assembly and unloading the cured wafer-carrier assembly. The upper member 104 can be closed to facilitate the curing process.

上部部件104之敞開及關閉可係由一柄108促進,柄108藉由(例如)一或多個螺絲110附接至上部部件104。柄108亦可藉由(例如)一或多個螺絲112附接至一鉸鏈114。鉸鏈114可透過一樞軸116耦合至一支撐部件118以便允許上部部件104繞樞軸116在其敞開位置與關閉位置之間旋轉。The opening and closing of the upper member 104 can be facilitated by a handle 108 that is attached to the upper member 104 by, for example, one or more screws 110. The handle 108 can also be attached to a hinge 114 by, for example, one or more screws 112. The hinge 114 can be coupled to a support member 118 via a pivot 116 to allow the upper member 104 to rotate about the pivot 116 between its open and closed positions.

當在關閉位置中時,該上部部件可藉由若干個螺絲120固定至該下部部件。在圖3B中所展示之實例中,此等螺絲(120a至120d)中之四個繪示為分佈於圓周上以便提供一分佈式固定力。如圖3A中所展示,螺絲120中之每一者可包含一螺紋部分122,螺紋部分122延伸穿過上部部件104以嚙合下部部件102之一部分,從而允許該螺絲擰緊以將上部部件104固定至下部部件102。When in the closed position, the upper member can be secured to the lower member by a plurality of screws 120. In the example shown in Figure 3B, four of these screws (120a through 120d) are depicted as being distributed over the circumference to provide a distributed holding force. As shown in FIG. 3A, each of the screws 120 can include a threaded portion 122 that extends through the upper member 104 to engage a portion of the lower member 102 to allow the screw to be tightened to secure the upper member 104 to Lower part 102.

擰緊及移除螺絲120涉及螺絲120之螺紋部分122與下部部件102上之其各別匹配螺紋之間的表面嚙合。因此,此等表面嚙合可造成小金屬及其他粒子產生並落下或莫名地引入至接合室106中。某些此等粒子可變為非所要地附著至正在其中接合之一晶圓。Tightening and removing the screw 120 involves surface engagement between the threaded portion 122 of the screw 120 and its respective mating threads on the lower member 102. Thus, such surface engagement can cause small metals and other particles to create and fall or inexplicably introduce into the joint chamber 106. Some of these particles may become undesirably attached to one of the wafers in which they are being bonded.

在圖3A及圖3B中所展示之實例中,螺絲120繪示為延伸至接合室106中。然而,即使螺絲120不侵入接合室106,其亦需要延伸穿過上部部件104與下部部件102之配合表面。因此,由於該等螺紋嚙合所產生之任何非所要之粒子皆可在該等配合表面中之任一者或兩者上聚集,並在敞開操作及關閉操作期間移動至接合室106中。In the example shown in FIGS. 3A and 3B, the screw 120 is shown extending into the engagement chamber 106. However, even if the screw 120 does not invade the joint chamber 106, it needs to extend through the mating surface of the upper member 104 and the lower member 102. Thus, any undesired particles resulting from the threaded engagement can collect on either or both of the mating surfaces and move into the joint chamber 106 during the open and closed operations.

圖4至圖7展示一固定機制之各種實例,該固定機制可以減小或實質上消除來自該固定機制之非所要之粒子引入至該接合室中之可能性之一方式固定一接合設備202之上部部件220與下部部件222。在某些實施方案中,可藉由組態該固定機制以減小所產生之非所要之離子之量及/或在無須藉由延伸穿過該等部件中之一者(例如,上部部件220)至另一者(例如,下部部件222)中之一結構把上部部件220與下部部件222拉在一起之情形下提供固定力來達成此一減小。4 through 7 illustrate various examples of a securing mechanism that can reduce or substantially eliminate one of the possibilities of introducing undesirable particles from the securing mechanism into the joining chamber to secure a joining device 202. Upper member 220 and lower member 222. In certain embodiments, the immobilization mechanism can be configured to reduce the amount of undesired ions produced and/or without having to extend through one of the components (eg, upper component 220) One of the structures to the other (e.g., lower member 222) provides a securing force to achieve this reduction in the event that the upper member 220 and the lower member 222 are pulled together.

圖4展示具有若干個晶圓接合設備202之一實例性接合台200。在某些實施例中,上部部件220、下部部件222及柄224經組態而以類似於參照圖3A及圖3B所闡述之彼等部件(104、102、108)之方式操作。在某些實施例中,可藉由如本文中所闡述之一或多個固定機制230而使上部部件220固定至下部部件222。FIG. 4 shows an example bonding station 200 having a number of wafer bonding devices 202. In certain embodiments, upper member 220, lower member 222, and handle 224 are configured to operate in a manner similar to the components (104, 102, 108) set forth with reference to Figures 3A and 3B. In certain embodiments, the upper component 220 can be secured to the lower component 222 by one or more securing mechanisms 230 as set forth herein.

圖4展示實例性接合台200可包含支撐下部部件222之一基底(外殼208內)。該基底亦可以機械方式耦合至支撐支腿204以促使台200定位於一表面206上。台200亦可包含一控制組件210,控制組件210用於控制各種操作參數,諸如用於固化黏合劑之溫度、用於以一經控制方式施加對晶圓及載體板之按壓之氣體壓力及用於在固化程序期間固持晶圓-載體總成之真空。在圖4中,亦展示一真空處置吸筆212。此一裝置可用以在裝載及卸載操作期間操縱晶圓-載體總成。4 shows an example bonding station 200 that can include a substrate (within housing 208) that supports a lower member 222. The substrate can also be mechanically coupled to the support legs 204 to urge the table 200 to be positioned on a surface 206. The station 200 can also include a control assembly 210 for controlling various operational parameters, such as temperature for curing the adhesive, gas pressure for applying pressure to the wafer and the carrier plate in a controlled manner, and for The wafer-carrier assembly vacuum is held during the curing process. In Figure 4, a vacuum handling pen 212 is also shown. This device can be used to manipulate the wafer-carrier assembly during loading and unloading operations.

在某些實施例中,每一接合設備202可包含一或多個固定機制230。在所展示之實例中,對於每一接合設備202存在此等機制230a、230b中之兩者。在其他實施例中,此等機制之數目亦可大於或小於2。In some embodiments, each bonding device 202 can include one or more securing mechanisms 230. In the example shown, there are two of these mechanisms 230a, 230b for each bonding device 202. In other embodiments, the number of such mechanisms may also be greater or less than two.

圖5A及圖5B展示在接合室中具有(圖5B)及沒有(圖5A)一晶圓-載體總成260之接合設備202。在上部部件220處於其上部位置中(例如,繞一樞軸246旋轉敞開)之情形下,可看到該接合室可包含經定尺寸以接納晶圓-載體總成260之一平台表面256。表面256可界定與一真空裝置(未展示)連通且經組態以對晶圓-載體總成260提供一抽吸固持之一真空孔隙258。此一真空孔隙258亦可促進移除可已形成於表面256與晶圓-載體總成260之間的氣袋。5A and 5B show bonding device 202 having (Fig. 5B) and without (Fig. 5A) a wafer-carrier assembly 260 in the bonding chamber. With the upper member 220 in its upper position (eg, rotated about a pivot 246), it can be seen that the joint chamber can be sized to receive one of the wafer-carrier assemblies 260 platform surface 256. Surface 256 can define a vacuum aperture 258 that is in communication with a vacuum device (not shown) and configured to provide a suction hold to wafer-carrier assembly 260. This vacuum aperture 258 can also facilitate removal of air pockets that may have been formed between the surface 256 and the wafer-carrier assembly 260.

上部部件220可包含一氣動隔板244,氣動隔板244經組態以在固化程序期間對晶圓-載體總成260提供一寬泛推力。隔板244可由穿過與隔板244後面之一區連通之一孔隙242而遞送之經加壓氣體致動。上部部件220上之孔隙242可與界定於內密封環252及外密封環250與一壓力輸入孔隙248之間的一環形空間254連通。因此,當上部部件220下降至下部部件222上時,上部部件之嚙合表面240與密封環252、250嚙合以使壓力系統(包含環形空間254)與該接合室之真空系統且與外部分離。The upper member 220 can include a pneumatic diaphragm 244 that is configured to provide a broad thrust to the wafer-carrier assembly 260 during the curing process. The partition 244 can be actuated by a pressurized gas delivered through an aperture 242 that communicates with a region of the rear of the partition 244. The aperture 242 in the upper member 220 can be in communication with an annular space 254 defined between the inner seal ring 252 and the outer seal ring 250 and a pressure input aperture 248. Thus, as the upper member 220 descends onto the lower member 222, the engagement surface 240 of the upper member engages the seal rings 252, 250 to separate the pressure system (including the annular space 254) from the vacuum system of the engagement chamber and from the exterior.

參照圖5A,可藉由一支撐桿232將固定機制230固定至該基底(未展示)。Referring to Figure 5A, the securing mechanism 230 can be secured to the substrate (not shown) by a support rod 232.

在圖6A中,上部部件220已下降至其關閉位置以便嚙合下部部件222。此等關閉及敞開操作可係由藉由諸如螺絲270之一或多個扣件附接至上部部件220之柄224促進。柄224繪示為藉由諸如螺絲272之一或多個扣件安裝至一鉸鏈。In Figure 6A, the upper member 220 has been lowered to its closed position to engage the lower member 222. Such closing and opening operations may be facilitated by a handle 224 that is attached to the upper member 220 by one or a plurality of fasteners, such as screws 270. Handle 224 is illustrated as being mounted to a hinge by one or more fasteners, such as screws 272.

在圖6A中,上部部件220已下降但未由固定機制230a、230b固定。在圖6B中,固定機制230a、230b係處於其固定位置中。In Figure 6A, the upper member 220 has been lowered but not secured by the securing mechanisms 230a, 230b. In Figure 6B, the securing mechanisms 230a, 230b are in their fixed positions.

在某些實施方案中,固定機制230中之每一者可包含一基底300,基底300以允許固定機制230關於支撐桿232(繞支撐桿232之軸線)旋轉以促進上部部件220之敞開及關閉之一方式安裝於支撐桿232上。一旦固定機制230旋轉以允許與上部部件220(圖6A中係230b)嚙合,一推動連桿280便可下擺(箭頭282),以使得其嚙合端284可嚙合上部部件220之上部表面274。在嚙合之後,推動連桿280可抵靠上部表面274進一步推動且通常維持於其處以便抵靠下部部件222固定上部部件220。In certain embodiments, each of the securing mechanisms 230 can include a base 300 that allows the securing mechanism 230 to rotate about the support rod 232 (about the axis of the support rod 232) to facilitate opening and closing of the upper member 220. One way is mounted on the support rod 232. Once the securing mechanism 230 is rotated to permit engagement with the upper member 220 (the tie 230b of Figure 6A), a push link 280 can be swayed (arrow 282) such that its engagement end 284 can engage the upper surface 274 of the upper member 220. After engagement, the push link 280 can be pushed further against the upper surface 274 and generally maintained there to secure the upper member 220 against the lower member 222.

在某些實施例中,固定機制230可包含一支撐樑290,支撐樑290以樞轉方式安裝(292)至(固定機制230之)基底300。推動連桿280可安裝於距樞軸292一距離處以使得樞軸292促進該推動連桿朝向及遠離上部部件220之上部表面274移動282。在某些實施例中,該推動連桿相對於支撐樑290之定向可係大約垂直;然而,該兩者之間的角度可大於或小於90度以促進推動連桿280與上部部件220之一適當固定嚙合。In some embodiments, the securing mechanism 230 can include a support beam 290 that pivotally mounts (292) to the base 300 (of the securing mechanism 230). The push link 280 can be mounted at a distance from the pivot 292 such that the pivot 292 facilitates movement 282 of the push link toward and away from the upper surface 274 of the upper member 220. In some embodiments, the orientation of the push link relative to the support beam 290 can be approximately vertical; however, the angle between the two can be greater than or less than 90 degrees to facilitate pushing the link 280 with the upper member 220. Properly fixed engagement.

在某些實施例中,可調整該推動連桿之嚙合端284與其在支撐樑290上之安裝位置之間的距離以促進(例如)施加至該上部部件之推力之量。在所展示之實例中,推動連桿280可包含一螺紋部分以便藉由螺紋螺母286安裝至支撐樑290。因此,可藉由適當地鬆動及擰緊螺母286而使推動連桿280相對於支撐樑290移動。In some embodiments, the distance between the engagement end 284 of the push link and its mounting position on the support beam 290 can be adjusted to promote, for example, the amount of thrust applied to the upper member. In the illustrated example, the push link 280 can include a threaded portion for mounting to the support beam 290 by a threaded nut 286. Accordingly, the push link 280 can be moved relative to the support beam 290 by properly loosening and tightening the nut 286.

在某些實施例中,推動連桿280安裝(至支撐樑290)之位置可經選擇以便當固定時,推動連桿280在上部表面274之一選定位置(例如,一周邊部分)上推動。在圖6A及圖6B中所展示之實例中,可藉由鬆動螺母286中之一或多者來調整推動連桿280沿支撐樑290之安裝位置,從而使該安裝滑動至支撐樑290上之一所要位置並擰緊(該等)螺母286。因此,如圖6B中所展示,上部部件220上之兩種此等推力(由兩個實例性推動連桿提供)可在上部部件220上提供一分佈式固定力。In some embodiments, the position at which the push link 280 is mounted (to the support beam 290) can be selected such that when secured, the push link 280 is pushed over a selected position (eg, a peripheral portion) of the upper surface 274. In the example shown in FIGS. 6A and 6B, the mounting position of the push link 280 along the support beam 290 can be adjusted by loosening one or more of the nuts 286 to slide the mounting onto the support beam 290. A desired position and tighten the nuts 286. Thus, as shown in FIG. 6B, two such thrusts on the upper member 220 (provided by two exemplary push rods) can provide a distributed securing force on the upper member 220.

在某些實施例中,複數個此等固定機制230可繞上部部件220大體均勻分佈。在所展示之實例中,兩個固定機制230繪示為經分佈而分離約180度。In some embodiments, a plurality of such securing mechanisms 230 can be generally evenly distributed about the upper member 220. In the example shown, the two fixation mechanisms 230 are depicted as being separated by about 180 degrees.

在某些實施例中,固定機制230可包含一鎖閉柄294,鎖閉柄294經組態以將推動連桿280(透過支撐部件290)推動至其固定位置並在此一位置中鎖閉固定機制230。為提供此一特徵,鎖閉柄294可以樞轉方式安裝(296)至該基底且包含一鎖閉機制(例如,一凸輪作用),該鎖閉機制藉由在推動連桿280放置於上部部件220上之後朝向上部部件220之中心推動柄294來鎖閉固定機制230。可藉由遠離上部部件220之中心推動柄294從而允許推動連桿280遠離上部部件220而移動來達成對固定機制230之解鎖。In some embodiments, the securing mechanism 230 can include a latching handle 294 that is configured to urge the push link 280 (via the support member 290) to its fixed position and latch in this position Fixed mechanism 230. To provide this feature, the latch handle 294 can be pivotally mounted (296) to the base and includes a latching mechanism (e.g., a cam action) that is placed on the upper member by the push link 280. The handle 294 is pushed toward the center of the upper member 220 after 220 to lock the securing mechanism 230. Unlocking of the securing mechanism 230 can be achieved by pushing the handle 294 away from the center of the upper member 220 to allow the push link 280 to move away from the upper member 220.

在某些實施方案中,具有某些或全部前述特徵之一固定機制可經組態以提供一定量之力,該一定量之力造成密封250、252之一可接受之密封功能性。另一方面,該一定量之力較佳地小於將壓碎(該等)密封且可損壞該晶圓-載體總成之一量。In certain embodiments, a securing mechanism having some or all of the foregoing features can be configured to provide a quantity of force that results in acceptable sealing functionality for one of the seals 250, 252. On the other hand, the amount of force is preferably less than the amount that will be crushed and can damage the wafer-carrier assembly.

在某些實施方案中,該一定量之力亦可經選擇以便隨著隔板244在該晶圓-載體總成上推動來克服上部部件220與下部部件222分離之傾向。In some embodiments, the amount of force can also be selected to overcome the tendency of the upper member 220 to separate from the lower member 222 as the spacer 244 is pushed over the wafer-carrier assembly.

圖7展示在一接合程序完成之後處於其敞開位置中之上部部件220。經接合之晶圓-載體總成260繪示為藉由先前在圖4中所提及之真空處置裝置212自下部部件222被移除。Figure 7 shows the upper part 220 in its open position after completion of the joining procedure. The bonded wafer-carrier assembly 260 is shown removed from the lower member 222 by the vacuum handling device 212 previously mentioned in FIG.

在本文中所闡述之非限定實例中,固定機制經組態以操作為一夾具或一夾具狀裝置以對上部部件(在本文中亦稱作一蓋子)提供一推力。將瞭解,亦可實施若干種其他設計以提供如本文中所闡述之一或多個功能性。In the non-limiting examples set forth herein, the securing mechanism is configured to operate as a clamp or a clamp-like device to provide a thrust to an upper component (also referred to herein as a cover). It will be appreciated that several other designs can also be implemented to provide one or more of the functionality as set forth herein.

如本文中所闡述,該蓋子可包含第一相對側與第二相對側,其中該第一側經定尺寸以在該蓋子處於該關閉位置中時嚙合該下部部件(在本文中亦稱作一基底部件)之一接納側,且其中該第二側藉由一實質上固體板而與該第一側分離。該蓋子之該第一側與該第二側藉由該板之此一分離減小由於該固定機制之操作引起之非所要粒子將引入至該蓋子之該第一側及/或該接合室之可能性。As set forth herein, the cover can include a first opposing side and a second opposing side, wherein the first side is sized to engage the lower component when the cover is in the closed position (also referred to herein as a One of the base members receives the side, and wherein the second side is separated from the first side by a substantially solid plate. The first side of the cover and the second side are separated by the separation of the plate. The undesired particles caused by the operation of the fixing mechanism are introduced to the first side of the cover and/or the joint chamber. possibility.

除非上下文另外明確要求,否則在整個說明及申請專利範圍中,措詞「包括」、「包括」及諸如此類應解釋為具有與一排他性或窮盡性意義相反之一包含性意義;亦即,具有「包含但不限於」之意義。如本文中通常所使用,措詞「經耦合」係指可直接連接或藉助一或多個中間元件連接之兩個或兩個以上元件。另外,當在本申請案中使用時,措詞「本文」、「上文」、「下文」及類似含義之措詞將整體地指代本申請案而非指代本申請案之任何特定部分。在上下文准許之情形下,使用單數或複數之上文實施方式中之措詞亦可分別包含複數或單數。參照含兩個或兩個以上項目之一清單之措詞「或」,彼措詞涵蓋該措詞之以下解釋中之全部:該清單中之項目中之任一者、該清單中之項目之全部及該清單中之項目之任一組合。Unless the context clearly requires otherwise, the words "including", "including" and the like should be interpreted as having an inclusive meaning that is contrary to an exclusive or exhaustive meaning throughout the description and claims; that is, Contains, but is not limited to, the meaning. As used generally herein, the phrase "coupled" refers to two or more elements that may be directly connected or connected by one or more intermediate elements. In addition, the words "herein," "above," "below," and the like, when used in this application, are used to refer to this application as a whole and not to any specific part of the application. . The wording of the above embodiments using singular or plural forms may also include the plural or singular, respectively. Referring to the wording "or" in the list of one or two or more items, the wording covers all of the following explanations of the wording: any of the items in the list, all of the items in the list And any combination of items in the list.

上文對本發明實施例之詳細說明並非意欲作為窮盡性或將本發明限制於上文所揭示之精確形式。儘管上文出於圖解說明之目的闡述本發明之具體實施例及實例,但如熟習相關技術者將認識到,可在本發明之範疇內做出各種等效修改。舉例而言,儘管以一既定次序來呈現程序或方塊,但替代性實施例亦可以一不同次序來執行具有步驟之常式或採用具有方塊之系統,且可刪除、移動、添加、細分、組合及/或修改某些程序或方塊。此等程序或方塊中之每一者可以各種不同方式實施。而且,儘管有時將程序或方塊展示為串行執行,但亦可並行執行或者可在不同時間執行此等程序或方塊。The above detailed description of the embodiments of the invention is not intended to be While the invention has been described with respect to the specific embodiments and examples of the present invention, it will be understood by those skilled in the art that various equivalent modifications can be made within the scope of the invention. For example, although the program or block is presented in a predetermined order, alternative embodiments may perform a routine with steps or a system with blocks in a different order, and may delete, move, add, subdivide, combine And / or modify some programs or blocks. Each of these programs or blocks can be implemented in a variety of different manners. Moreover, although programs or blocks are sometimes shown as being serially executed, they can be executed in parallel or can be executed at different times.

本文中提供之本發明之教示可應用於其他系統,未必上文所闡述之系統。可組合上文所闡述之各種實施例之元件及動作以提供另外的實施例。The teachings of the present invention provided herein are applicable to other systems, not necessarily the systems set forth above. The elements and acts of the various embodiments described above can be combined to provide additional embodiments.

儘管已闡述了本發明之某些實施例,但此等實施例僅以實例方式呈現,且並非意欲限制本發明之範疇。實際上,本文中所闡述之新穎方法及系統可以各種其他形式體現;此外,可在不背離本發明精神之情形下對本文中所闡述之方法及系統之形式做出各種省略、替代及改變。隨附申請專利範圍及其等效範圍意欲涵蓋將歸屬於本發明之範疇及精神之此等形式或修改。Although certain embodiments of the invention have been described, the embodiments are presented by way of example only and are not intended to limit the scope of the invention. In fact, the novel methods and systems set forth herein may be embodied in a variety of other forms; and in addition, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the invention. The scope of the claims and the equivalents thereof are intended to cover such forms or modifications that fall within the scope and spirit of the invention.

30...晶圓30. . . Wafer

31...部分31. . . section

32...基板層32. . . Substrate layer

33...電晶體33. . . Transistor

34a...基極34a. . . Base

34b...射極34b. . . Emitter

34c...基極34c. . . Base

34d...集極34d. . . Collector

35...金屬墊35. . . Metal pad

38...黏合劑層38. . . Adhesive layer

39...放大部分39. . . Magnification

40...載體板40. . . Carrier board

42...抗蝕劑材料42. . . Resist material

43...蝕刻開口43. . . Etching opening

44...穿晶圓通孔44. . . Through wafer via

45...黏合劑層45. . . Adhesive layer

46...晶種層46. . . Seed layer

47...厚金屬層47. . . Thick metal layer

48...抗蝕劑層48. . . Resist layer

49...蝕刻開口49. . . Etching opening

50...深蝕道50. . . Deep eclipse

52...金屬層52. . . Metal layer

53...箭頭53. . . arrow

60...晶粒60. . . Grain

61...切割61. . . Cutting

62...粗糙邊緣特徵62. . . Rough edge feature

100...接合設備100. . . Bonding equipment

102...下部部件102. . . Lower part

104...上部部件104. . . Upper part

106...接合室106. . . Joint room

108...柄108. . . handle

110a...螺絲110a. . . Screw

110b...螺絲110b. . . Screw

112...螺絲112. . . Screw

114...鉸鏈114. . . Hinge

116...樞軸116. . . Pivot

118...支撐部件118. . . Support member

120...螺絲120. . . Screw

120a...螺絲120a. . . Screw

120b...螺絲120b. . . Screw

120c...螺絲120c. . . Screw

120d...螺絲120d. . . Screw

122...螺紋部分122. . . Threaded part

124...箭頭124. . . arrow

200...接合台200. . . Bonding table

202...接合設備202. . . Bonding equipment

204...支撐支腿204. . . Support leg

206...表面206. . . surface

208...外殼208. . . shell

210...控制組件210. . . Control component

212...真空處置吸筆212. . . Vacuum disposal pen

220...上部部件220. . . Upper part

222...下部部件222. . . Lower part

224...柄224. . . handle

230...固定機制230. . . Fixed mechanism

230a...固定機制230a. . . Fixed mechanism

230b...固定機制230b. . . Fixed mechanism

232...支撐桿232. . . Support rod

232a...支撐桿232a. . . Support rod

232b...支撐桿232b. . . Support rod

240...嚙合表面240. . . Engagement surface

242...孔隙242. . . Porosity

244...隔板244. . . Partition

246...樞軸246. . . Pivot

248...壓力輸入孔隙248. . . Pressure input pore

250...內密封環250. . . Inner seal ring

252...外密封環252. . . Outer seal ring

254...環形空間254. . . Ring space

256...平台表面256. . . Platform surface

258...真空孔隙258. . . Vacuum pore

260...晶圓-載體總成260. . . Wafer-carrier assembly

270...螺絲270. . . Screw

272...螺絲272. . . Screw

274...上部表面274. . . Upper surface

280...推動連桿280. . . Pushing the connecting rod

280a...推動連桿280a. . . Pushing the connecting rod

280b...推動連桿280b. . . Pushing the connecting rod

282...箭頭282. . . arrow

284...嚙合端284. . . Meshing end

284a...嚙合端284a. . . Meshing end

284b...嚙合端284b. . . Meshing end

286...螺紋螺母286. . . Threaded nut

290...支撐樑290. . . Support beam

292...樞軸292. . . Pivot

294...鎖閉柄294. . . Locking handle

294a...鎖閉柄294a. . . Locking handle

294b...鎖閉柄294b. . . Locking handle

296...樞軸296. . . Pivot

300...基底300. . . Base

h1...厚度H1. . . thickness

h2...厚度H2. . . thickness

h3...高度H3. . . height

h4...厚度H4. . . thickness

Tassembly ...總厚度T assembly . . . Total thickness

w1...寬度W1. . . width

w2...寬度W2. . . width

圖1展示用於形成諸如通孔之穿晶圓特徵之一實例性晶圓處理序列。1 shows an exemplary wafer processing sequence for forming a through-wafer feature such as a via.

圖2A至圖2V展示圖1之處理序列之各個階段處之結構的實例。2A through 2V show examples of structures at various stages of the processing sequence of Fig. 1.

圖3A及圖3B展示一接合設備之一實例,其中諸如螺紋栓之若干個固定機制延伸穿過一晶圓接合室或延伸於其附近以使得該機制所產生之非所要粒子可引入至該晶圓。3A and 3B show an example of a bonding apparatus in which a plurality of fixing mechanisms, such as threaded plugs, extend through a wafer bonding chamber or extend adjacent thereto such that undesirable particles generated by the mechanism can be introduced into the crystal. circle.

圖4展示具有若干個接合設備之一實例性晶圓接合台,每一接合設備具有減小與圖3A及圖3B相關聯之非所要效應之可能性之一或多個固定機制。4 shows an example wafer bonding station having a number of bonding devices, each bonding device having one or more fixing mechanisms that reduce the likelihood of undesirable effects associated with FIGS. 3A and 3B.

圖5A及圖5B展示處於其敞開組態及關閉組態中之圖4之接合設備。Figures 5A and 5B show the joining apparatus of Figure 4 in its open configuration and closed configuration.

圖6A及圖6B展示在該等固定機制施加固定力之前及之後,處於關閉組態中之圖4之接合設備。6A and 6B show the joining apparatus of Fig. 4 in a closed configuration before and after the fixing mechanism applies a fixing force.

圖7展示在已完成接合程序之情形下圖4之接合設備。Figure 7 shows the joining apparatus of Figure 4 in the case where the joining procedure has been completed.

202...接合設備202. . . Bonding equipment

230a...固定機制230a. . . Fixed mechanism

230b...固定機制230b. . . Fixed mechanism

274...上部表面274. . . Upper surface

280a...推動連桿280a. . . Pushing the connecting rod

280b...推動連桿280b. . . Pushing the connecting rod

284a...嚙合端284a. . . Meshing end

284b...嚙合端284b. . . Meshing end

294a...鎖閉柄294a. . . Locking handle

294b...鎖閉柄294b. . . Locking handle

Claims (17)

一種用於將一晶圓接合至一板之設備,該設備包括:一基底部件,其具有一接納側,該接納側經定尺寸以接納經組態以接合之一晶圓與一板;一蓋子,其具有第一相對側與第二相對側且經組態以相對於該基底部件而放置於一敞開位置及一關閉位置中,該敞開位置促進該晶圓與該板在該基底部件上之定位以用於接合及在該接合之後自該基底部件移除晶圓與板之經接合總成,該關閉位置促進該晶圓與該板之該接合,該第一側經定尺寸以在該蓋子處於該關閉位置中時嚙合該基底部件之該接納側,當該蓋子處於該關閉位置中時,該基底部件之該接納側與該蓋子之該第一側界定一接合室,該接合室經組態以固持該晶圓與該板;及一或多個固定機制,每一固定機制經組態以在該蓋子處於該關閉位置中時嚙合該蓋子之該第二側並將一固定力施加於該蓋子之該第二側上,從而抵靠該基底部件之該接納側而推動該蓋子,所施加之該固定力係在該接合室之外部。 An apparatus for joining a wafer to a board, the apparatus comprising: a base member having a receiving side sized to receive a configuration to engage a wafer and a board; a cover having a first opposing side and a second opposing side and configured to be placed in an open position and a closed position relative to the base member, the open position facilitating the wafer and the plate on the base member Positioning for bonding and removing the wafer-to-plate bonded assembly from the base member after the bonding, the closed position facilitating the bonding of the wafer to the plate, the first side being sized to The receiving side of the base member is engaged when the cover is in the closed position, the receiving side of the base member defining an engagement chamber with the first side of the cover when the cover is in the closed position, the engagement chamber Configuring to hold the wafer and the plate; and one or more securing mechanisms, each securing mechanism configured to engage the second side of the cover and provide a securing force when the cover is in the closed position Applied to the second of the cover On the receiving side so as to abut against the base of the member pushes the cover, the fixing system of forces imposed by the outside of the bonding chamber. 如請求項1之設備,其中該蓋子包含該蓋子之該第一側與該第二側之間的一固體板。 The apparatus of claim 1 wherein the cover comprises a solid plate between the first side and the second side of the cover. 如請求項1之設備,其中該蓋子經組態以便將該接合室與該蓋子之該第二側實質上分離。 The apparatus of claim 1 wherein the cover is configured to substantially separate the engagement chamber from the second side of the cover. 如請求項1之設備,其中該蓋子進一步包含安置於該蓋子之第一側上之一隔板,該隔板經定尺寸及經組態以在 該接合期間將一接合力提供至該晶圓及該板。 The apparatus of claim 1 wherein the cover further comprises a baffle disposed on the first side of the cover, the baffle being sized and configured to A bonding force is supplied to the wafer and the board during the bonding. 如請求項4之設備,其中該蓋子包含其第一側之一部分與該隔板後面之一位置之間的一壓力通道,該壓力通道允許將氣體壓力提供至該位置以允許該隔板提供該接合力。 The apparatus of claim 4, wherein the cover includes a pressure passage between a portion of the first side thereof and a position behind the partition, the pressure passage permitting gas pressure to be provided to the position to allow the partition to provide the Joining force. 如請求項5之設備,其中該基底部件之該接納側界定一壓力通道,該壓力通道經組態以自一源接納氣體且與該蓋子之該壓力通道連通以便將該氣體壓力提供至該隔板後面之該位置。 The apparatus of claim 5, wherein the receiving side of the base member defines a pressure passage configured to receive gas from a source and to communicate with the pressure passage of the cover to provide the gas pressure to the partition The position behind the board. 如請求項6之設備,其中該基底部件進一步包含與一抽吸源連通之一抽吸開口,該抽吸開口經安置以便在該接合期間固持晶圓與板之該總成。 The apparatus of claim 6 wherein the base member further comprises a suction opening in communication with a suction source, the suction opening being positioned to hold the wafer and the panel assembly during the engagement. 如請求項7之設備,其中該基底部件進一步包含安置於該接納側上之第一密封及第二密封,該第一密封經組態以在外部與該基底部件之該壓力通道之間提供一氣封,該第二密封經組態以在該基底部件之該壓力通道與該接合室之間提供一氣封。 The apparatus of claim 7, wherein the base member further comprises a first seal and a second seal disposed on the receiving side, the first seal being configured to provide a gas between the exterior and the pressure channel of the base member The second seal is configured to provide a gas seal between the pressure channel of the base member and the joint chamber. 如請求項1之設備,其中該固定機制包含一夾持裝置,該夾持裝置安裝至耦合至該基底部件之一安裝結構,該夾持裝置具有一推動連桿,該推動連桿經組態以嚙合該蓋子之該第二側且藉助其端中之一者抵靠該蓋子之該第二側推動以提供該固定力。 The apparatus of claim 1, wherein the fixing mechanism comprises a clamping device mounted to a mounting structure coupled to the base member, the clamping device having a push link configured to be configured The securing force is provided by engaging the second side of the cover and pushing against the second side of the cover by one of its ends. 如請求項9之設備,其中當該蓋子處於該關閉位置中時,該安裝結構定位於該基底部件之周邊及該蓋子之周 邊外部之一位置處。 The device of claim 9, wherein the mounting structure is positioned around the periphery of the base member and the periphery of the cover when the cover is in the closed position One of the outer locations. 如請求項10之設備,其中該固定機制進一步包含一支撐樑,該支撐樑經組態以將該推動連桿耦合至該安裝結構,該支撐樑進一步經組態以在該蓋子處於該關閉位置中時將該推動連桿定位至在該蓋子之該周邊內之一位置。 The apparatus of claim 10, wherein the securing mechanism further comprises a support beam configured to couple the push link to the mounting structure, the support beam being further configured to be in the closed position of the cover The push link is positioned to a position within the perimeter of the cover. 如請求項11之設備,其中該推動連桿及該支撐樑經組態以便允許自該支撐樑至嚙合該蓋子之該第二側之該端調整該推動連桿之長度。 The apparatus of claim 11, wherein the push link and the support beam are configured to permit adjustment of the length of the push link from the support beam to the end of the second side that engages the cover. 如請求項11之設備,其中該固定機制進一步包含一鎖閉柄,該鎖閉柄經組態以在該推動連桿正將該固定力提供至該蓋子之該第二側時嚙合並鎖閉該支撐樑。 The apparatus of claim 11 wherein the securing mechanism further comprises a latching handle configured to engage and latch when the push link is providing the securing force to the second side of the cover The support beam. 如請求項13之設備,其中該鎖閉柄經組態以藉由一凸輪作用來鎖閉該支撐樑。 The apparatus of claim 13 wherein the latching handle is configured to lock the support beam by a cam action. 一種晶圓接合台,其具有請求項1之設備中之一或多者。 A wafer bonding station having one or more of the devices of claim 1. 一種用於固定一晶圓接合設備之一蓋子之裝置,該裝置包括:一基底,其耦合至該晶圓接合裝置之一支撐結構且在該蓋子處於一關閉位置中時安置於在該蓋子之周邊外部之一位置處,當該蓋子處於該關閉位置中時,該蓋子之一底側與由該支撐結構支撐之一接納表面界定一接合室,該接合室經組態以固持一晶圓與一板;一支撐樑,其具有以樞轉方式安裝至該基底之一第一 端以便允許該支撐樑放置於一脫離位置及一嚙合位置中;一推動連桿,其具有一軸線且在該支撐樑上之一安裝位置處安裝至該支撐樑以使得該推動連桿以相對於該支撐樑之一角度自該安裝位置延伸至一推動端達一長度,該安裝位置與該支撐樑之該第一端分離一距離,該長度、該角度及該距離中之至少一者經選擇以便在該支撐樑處於該嚙合位置中時,在該接合室之外部之該推動連桿之該推動端嚙合處於其關閉位置中之該蓋子之一上部表面,其中在該推動連桿之軸線距該蓋子之該上部表面所界定之一平面之一法線小於大約20度;及一鎖閉機制,其經組態以分別將該支撐樑鎖閉於該嚙合位置中及自該嚙合位置解鎖該支撐樑。 An apparatus for securing a cover of a wafer bonding apparatus, the apparatus comprising: a substrate coupled to a support structure of the wafer bonding apparatus and disposed in the cover when the cover is in a closed position One of the peripheral outer portions, when the cover is in the closed position, a bottom side of the cover defines a joint chamber with a receiving surface supported by the support structure, the joint chamber configured to hold a wafer and a support beam having a pivotally mounted to the base first End to allow the support beam to be placed in a disengaged position and an engaged position; a push link having an axis and mounted to the support beam at a mounting location on the support beam such that the push link is opposite Extending from the mounting position to a pushing end at a distance from the mounting position, the mounting position is separated from the first end of the supporting beam by a distance, at least one of the length, the angle and the distance Selecting such that the push end of the push link outside the engagement chamber engages an upper surface of the cover in its closed position when the support beam is in the engaged position, wherein the axis of the push link One of the planes defined by the upper surface of the cover is less than about 20 degrees normal; and a latching mechanism configured to lock the support beam in the engaged position and to unlock from the engaged position The support beam. 如請求項16之裝置,其中該推動連桿之軸線距該法線小於大約5度。The device of claim 16, wherein the axis of the push link is less than about 5 degrees from the normal.
TW100136149A 2010-10-05 2011-10-05 Securing mechanism and method for wafer bonder TWI485747B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/898,643 US8640755B2 (en) 2010-10-05 2010-10-05 Securing mechanism and method for wafer bonder

Publications (2)

Publication Number Publication Date
TW201222623A TW201222623A (en) 2012-06-01
TWI485747B true TWI485747B (en) 2015-05-21

Family

ID=45888771

Family Applications (2)

Application Number Title Priority Date Filing Date
TW104110137A TWI567783B (en) 2010-10-05 2011-10-05 Securing mechanism and method for wafer bonder
TW100136149A TWI485747B (en) 2010-10-05 2011-10-05 Securing mechanism and method for wafer bonder

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW104110137A TWI567783B (en) 2010-10-05 2011-10-05 Securing mechanism and method for wafer bonder

Country Status (3)

Country Link
US (3) US8640755B2 (en)
TW (2) TWI567783B (en)
WO (1) WO2012047810A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8640755B2 (en) * 2010-10-05 2014-02-04 Skyworks Solutions, Inc. Securing mechanism and method for wafer bonder
WO2014168578A1 (en) * 2013-04-10 2014-10-16 Applied Materials South East Asia Pte. Ltd. Wafer bonding total thickness variation improvement by contour confinement method
IL232079B (en) 2014-04-10 2018-05-31 Hanita Metal Works Ltd Cutting tool with enhanced chip evacuation capability and method of making same
USD774573S1 (en) 2014-04-10 2016-12-20 Kennametal Inc Cutting tool with W-shaped flute gully
USD783692S1 (en) * 2014-05-21 2017-04-11 Brewer Science Inc. Spin coater/developer
USD785058S1 (en) * 2014-05-21 2017-04-25 Brewer Science Inc. Spin coater
USD785057S1 (en) * 2014-05-21 2017-04-25 Brewer Science Inc. Bake plate
US9878379B2 (en) 2015-04-22 2018-01-30 Kennametal Inc. Cutting tool with enhanced chip evacuation capability and method of making same
JP7134569B2 (en) * 2018-12-10 2022-09-12 株式会社ディスコ test equipment

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070296035A1 (en) * 2006-06-22 2007-12-27 Suss Microtec Inc Apparatus and method for semiconductor bonding
US20080138936A1 (en) * 2006-12-06 2008-06-12 Nitto Denko Corporation Method for laminating substrate and apparatus using the method
US20100032091A1 (en) * 2007-06-25 2010-02-11 Epic Technologies, Inc. Method of bonding two structures together with an adhesive line of controlled thickness

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002367931A (en) * 2001-06-07 2002-12-20 Lintec Corp Apparatus and method for pasting die bonding sheet
JP2004153159A (en) 2002-10-31 2004-05-27 Enzan Seisakusho:Kk Protection member adhering method for semiconductor wafer and its device
JP4444619B2 (en) * 2003-10-10 2010-03-31 リンテック株式会社 MOUNTING DEVICE AND MOUNTING METHOD
US8640755B2 (en) * 2010-10-05 2014-02-04 Skyworks Solutions, Inc. Securing mechanism and method for wafer bonder

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070296035A1 (en) * 2006-06-22 2007-12-27 Suss Microtec Inc Apparatus and method for semiconductor bonding
US20080138936A1 (en) * 2006-12-06 2008-06-12 Nitto Denko Corporation Method for laminating substrate and apparatus using the method
US20100032091A1 (en) * 2007-06-25 2010-02-11 Epic Technologies, Inc. Method of bonding two structures together with an adhesive line of controlled thickness

Also Published As

Publication number Publication date
TW201222623A (en) 2012-06-01
US8640755B2 (en) 2014-02-04
US9833980B2 (en) 2017-12-05
US20140182762A1 (en) 2014-07-03
TW201526072A (en) 2015-07-01
US20120080132A1 (en) 2012-04-05
TWI567783B (en) 2017-01-21
US20170028697A1 (en) 2017-02-02
WO2012047810A3 (en) 2012-06-21
US9412630B2 (en) 2016-08-09
WO2012047810A2 (en) 2012-04-12

Similar Documents

Publication Publication Date Title
TWI485747B (en) Securing mechanism and method for wafer bonder
TWI749220B (en) Processed stacked dies
US7678670B2 (en) TEG removing method in manufacturing method for semiconductor chips
CN1331210C (en) Method for mfg. semiconductor device
US8846499B2 (en) Composite carrier structure
US9064686B2 (en) Method and apparatus for temporary bonding of ultra thin wafers
TWI543252B (en) Apparatus and methods for electrical measurements in a plasma etcher
Hermanowski Thin wafer handling—Study of temporary wafer bonding materials and processes
TWI531024B (en) Devices for methodologies for debonding and handling semiconductor wafers
KR20210106917A (en) Hybrid panel method of manufacturing electronic devices and electronic devices manufactured thereby
US20080044985A1 (en) Methods for releasably attaching sacrificial support members to microfeature workpieces and microfeature devices formed using such methods
US6010951A (en) Dual side fabricated semiconductor wafer
TW201222661A (en) Apparatus and methods for shielding a plasma etcher electrode
TWI782189B (en) stripping method
US20090298231A1 (en) Cmos process for fabrication of ultra small or non standard size or shape semiconductor die
JP7478234B2 (en) Temporary adhesion method, device wafer processing method, laminate for temporary adhesion, and laminate for device wafer processing
TWI788605B (en) Wafer processing method
US20210066110A1 (en) Method of removing carrier plate
US20140065837A1 (en) Method of bonding layers for thin film deposition
CN114823466A (en) Preparation method of semiconductor device
JP2011061654A (en) Dry etching method for substrate
Yang et al. Application of Non-UV BG Tape on Assembly of Flip-Chip Package with Copper Pillar Bump
Matthias et al. ZoneBOND®: Recent Developments in Temporary Bonding and Room‐Temperature Debonding
TW201737385A (en) Process and apparatus for separating device