TWI470750B - A heat dissipation device for transparent atom trapping chip - Google Patents
A heat dissipation device for transparent atom trapping chip Download PDFInfo
- Publication number
- TWI470750B TWI470750B TW101118455A TW101118455A TWI470750B TW I470750 B TWI470750 B TW I470750B TW 101118455 A TW101118455 A TW 101118455A TW 101118455 A TW101118455 A TW 101118455A TW I470750 B TWI470750 B TW I470750B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- heat
- atomic
- transparent
- copper
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
本發明「一種用於透明原子晶片之散熱裝置」係用於一般原子晶片設計,主要是用於原子物理領域需要將雷射光束從原子晶片正面穿透至晶片背面或是需要通入高電流至晶片正面的金屬導線上之原子捕捉實驗。The invention "a heat sink for a transparent atomic wafer" is used for general atomic wafer design, mainly for the atomic physics field, which needs to penetrate a laser beam from the front surface of the atomic wafer to the back of the wafer or needs to pass a high current to Atomic capture experiments on metal wires on the front side of the wafer.
一般的原子晶片都是採用矽晶圓片(Silicon)或是氮化鋁(ALN)當作基板,並在基板的正面上鋪設金屬導線,用以通入電流產生相對應的磁場並配合幾道雷射光束來產生磁光陷阱(Magneto-Optical Trap,MOT)捕捉原子。但此類不具透明特性的原子晶片基板往往限制了磁光陷阱設計的彈性,因為少了一道可穿透原子晶片本身的雷射光束,因此常常無法滿足許多原子物理領域的實驗需求。此外,一般的原子晶片皆無設計任何散熱或是導熱的功能設計以提高晶片上金屬導線的極限電流承載值,因而常常限制了原子晶片在磁場設計時的彈性與功能性,也常常無法滿足許多原子物理實驗的需求。因此綜合以上各點,一般的原子晶片皆不能將晶片上所產的熱源有效地散去或是帶走,這對於需要通入較高電流值於晶片金屬導線上的使用者而言,常造成使用上的困擾與不便。另外,一般的原子晶片也無法讓雷射光束穿透晶片本身,因此大大地降低了磁場設計時的多樣性,因此常常無法達到特殊的原子物理實驗需求。Generally, atomic wafers use silicon wafers or aluminum nitride (ALN) as substrates, and metal wires are laid on the front surface of the substrate to pass current to generate corresponding magnetic fields and match several paths. The laser beam produces a magneto-optical trap (MOT) to capture atoms. However, such non-transparent atomic wafer substrates often limit the flexibility of the magneto-optical trap design, and because of the lack of a laser beam that can penetrate the atomic wafer itself, it is often unable to meet the experimental needs of many atomic physics fields. In addition, general atomic wafers are designed without any heat dissipation or thermal conductivity to increase the ultimate current carrying value of the metal wires on the wafer, thus often limiting the flexibility and functionality of the atomic wafer in the design of the magnetic field, and often cannot satisfy many atoms. The need for physical experiments. Therefore, in combination with the above points, a general atomic wafer cannot effectively dissipate or carry away the heat source generated on the wafer, which is often caused by a user who needs to pass a higher current value on the metal wire of the wafer. Trouble and inconvenience in use. In addition, the general atomic wafer can not make the laser beam penetrate the wafer itself, thus greatly reducing the diversity of the magnetic field design, so it is often impossible to meet the special atomic physics experiment requirements.
美國專利US 7,126,112,B2號所揭露之「Cold Atom System with Atom Chip Wall」,係以一單層金屬導線結構之原子晶片裝置成玻璃真空腔體的上蓋,而其磁場驅動電流是透過其原子晶片邊的導線接線板做傳輸,用以調整磁場梯度。其設計仍是以金屬導線結構為主來囚禁原子,且所產生的熱也是無法從晶片上有效地散去。美國專利US 6,796,481,B2號所揭露之「Chip Mounting Method」,提供了一種方法能夠將兩片單層原子晶片黏合成一片雙層的原子晶片。前述發明設計雖然可以免除上層金屬導線通大電流產生過熱而無法即時排除的問題,但此方式等於是將兩片單層原子晶片疊合而一片雙層的晶片,因此增加了原子晶片整體的體積。美國專利US 20100154570A1號「Atom Chip Device」為利用合金材料所製造的金屬導線以降低其通大電流時所產生的熱量,以提升金屬導線所能承載的電流並延長所囚禁原子的壽命。但是此一原子晶片的設計會提高製作的成本且也無法讓雷射光束穿透晶片,因而限制了磁場設計時的彈性與功能性,常常無法滿足許多原子物理實驗的需求。美國專利US 20070158541A1號「Atomic Device」其設計係藉由原子晶片上不同配對的電極做快速電壓切換以產生相對應的勢能將原子囚禁,因此晶片上並無其他金屬導線結構,只有許多的電極板。此一設計雖然可以達到囚禁原子的目的,但需要更多額外設備來驅動原子晶片而不只是單一個電源供應器即可。此外,比起傳統金屬導線結構的原子晶片,此發明的原子晶片需要更大的表面空間來放置許多的電極板,因此會使得原子晶片的整體面積變的更大。The "Cold Atom System with Atom Chip Wall" disclosed in U.S. Patent No. 7,126,112, B2, is a single-layer metal wire structure atomic wafer device which is formed as an upper cover of a glass vacuum chamber, and its magnetic field drive current is transmitted through its atomic wafer. The side wire strips are transferred to adjust the magnetic field gradient. The design is still based on the metal wire structure to trap atoms, and the heat generated cannot be effectively dissipated from the wafer. The "Chip Mounting Method" disclosed in U.S. Patent No. 6,796,481, B2, provides a method for bonding two single-layer atomic wafers into a two-layer atomic wafer. Although the foregoing invention design can eliminate the problem that the upper metal wire is overheated by a large current and cannot be eliminated immediately, this method is equivalent to stacking two single-layer atomic wafers into one double-layered wafer, thereby increasing the overall volume of the atomic wafer. . US Patent No. 20100154570A1 "Atom Chip Device" is a metal wire made of an alloy material to reduce the heat generated when a large current is applied to increase the current that the metal wire can carry and prolong the life of the trapped atoms. However, the design of this atomic wafer will increase the cost of fabrication and will not allow the laser beam to penetrate the wafer, thus limiting the flexibility and functionality of the magnetic field design, often failing to meet the needs of many atomic physics experiments. U.S. Patent No. 20070158541A1 "Atomic Device" is designed to perform fast voltage switching by different pairs of electrodes on an atomic wafer to generate corresponding potential energy to trap atoms, so that there is no other metal wire structure on the wafer, only a large number of electrode plates. . Although this design can achieve the purpose of imprisoning atoms, more additional equipment is needed to drive the atomic wafer instead of just a single power supply. In addition, the atomic wafer of the present invention requires a larger surface space to place a plurality of electrode plates than an atomic wafer of a conventional metal wire structure, thereby making the overall area of the atomic wafer larger.
綜此,以上不管是採用金屬導線結構設計或是兩片疊合而成的雙層原子晶片亦或是採用切換電極板式的原子晶片,雖然皆可以達到囚禁原子的目的,但是皆無法使雷射光束穿透原子晶片本身,因此其磁場的設計都較不具彈性且其原子晶片整體系統體積過大,較不符合輕巧、簡潔、低成本之要求。In summary, whether it is a metal wire structure design or a two-layer stacked atomic wafer or a switching electrode plate type atomic wafer, although it can achieve the purpose of trapping atoms, but can not make the laser The beam penetrates the atomic wafer itself, so the design of the magnetic field is less flexible and the overall system of the atomic wafer is too large, which is less suitable for light, simple and low cost.
因此,為解決上述原子晶片無法讓雷射光束穿透及晶片上無散熱或是導熱設計等缺點,本發明之目的在於設計一簡單的透明原子晶片及利用銅金屬良好的導熱特性,並搭配使用電鍍的銅柱及散熱銅塊做為原子晶片的散熱裝置,以提高晶片上金屬導線的極限電流承載值及原子晶片磁場設計時的裕度。Therefore, in order to solve the above disadvantages that the atomic wafer cannot penetrate the laser beam and the heat dissipation or heat conduction design on the wafer, the object of the present invention is to design a simple transparent atomic wafer and utilize the good thermal conductivity of the copper metal, and use it together. The plated copper post and the heat-dissipating copper block act as a heat sink for the atomic wafer to increase the limit current carrying value of the metal wire on the wafer and the margin of the atomic chip magnetic field design.
為達上述目的,本發明是構想出以透明的玻璃基板來製作原子晶片以取代傳統以矽晶圓材料來當原子晶片的基板,並且可在晶片的正面及背面上鍍一層抗反射層(Anti-reflection coating),以減少雷射光束在玻璃基板的兩面做部分反射因而影響了原子物理實驗的精確度。如此一來,冷卻原子的雷射光束便可穿透具透明特性的原子晶片以完成另一種形式的磁光陷阱(Magneto-Optical Trap),因此增加了原子物理實驗中雷射冷卻的自由度,而且原子晶片上所製作的金屬導線通入電流後又可產生相對應的磁場,因此 也同時保有了原本原子晶片的功能性。另外,由於本發明所使用的是玻璃基板而非傳統的矽晶圓材料,其中玻璃的熱傳導性比矽材料差,因此玻璃基板上的金屬導線所能承載的極限電流值會因此而下降許多。針對此問題,本發明在原子晶片的正面及背面構想出利用電鍍的銅塊來增加導熱的面積,另外也設計複數個電鍍銅柱在已鑽好的玻璃貫穿孔內,將晶片正面散熱銅塊上的熱傳遞至晶片背面的散熱銅塊上,再藉由裝置原子晶片的金屬固定座將熱源傳遞至真空腔體外,而此特殊散熱裝置的特徵在於它能夠提高晶片上的金屬導線承載電流值,且不需特殊的加工製程因此可以有效地將熱源傳導至晶片的背面,同時又能夠讓至少5安培的電流通過而不燒掉。因此可滿足晶片上金屬導線產生磁場時所需承載的電流值,以符合大部分原子物理實驗的需求。除此之外,本發明也將晶片正面、背面的散熱銅塊製程與晶片上的金屬導線製程做整合,因此不會增加原子晶片製作的成本及時間。In order to achieve the above object, the present invention contemplates fabricating an atomic wafer with a transparent glass substrate to replace the substrate of the conventional wafer material as an atomic wafer, and plating an anti-reflection layer on the front and back surfaces of the wafer (Anti -reflection coating) to reduce the partial reflection of the laser beam on both sides of the glass substrate and thus affect the accuracy of atomic physics experiments. In this way, the laser beam that cools the atom can penetrate the atomic wafer with transparent characteristics to complete another form of magneto-optical trap, thus increasing the degree of freedom of laser cooling in atomic physics experiments. Moreover, the metal wire fabricated on the atomic wafer can generate a corresponding magnetic field after passing current, so At the same time, the functionality of the original atomic wafer is preserved. In addition, since the present invention uses a glass substrate instead of a conventional tantalum wafer material in which the thermal conductivity of the glass is inferior to that of the tantalum material, the limit current value that the metal wire on the glass substrate can carry is thus greatly reduced. In response to this problem, the present invention contemplates the use of plated copper blocks to increase the area of heat conduction on the front and back sides of the atomic wafer, and also designs a plurality of electroplated copper columns in the drilled glass through holes to heat the copper blocks on the front side of the wafer. The heat is transferred to the heat-dissipating copper block on the back side of the wafer, and the heat source is transferred to the outside of the vacuum chamber by the metal holder of the device atomic wafer. The special heat sink is characterized in that it can increase the carrying current value of the metal wire on the wafer. And no special processing is required, so that the heat source can be effectively conducted to the back side of the wafer while allowing at least 5 amps of current to pass without burning. Therefore, the current value required to generate a magnetic field on the metal wire of the wafer can be satisfied to meet the requirements of most atomic physics experiments. In addition, the present invention also integrates the heat-dissipating copper block process on the front and back sides of the wafer with the metal wire process on the wafer, thereby not increasing the cost and time of atomic wafer fabrication.
如前所述之一種用於透明原子晶片之散熱裝置,本發明之主要目的在於以透明的玻璃基板來製作原子晶片取代了傳統以矽材料做為原子晶片的基板,因此可以讓冷卻原子的雷射光束傳透晶片本身,並增加了原子晶片的使用方便性。As a heat dissipating device for a transparent atomic wafer as described above, the main object of the present invention is to fabricate an atomic wafer with a transparent glass substrate instead of a conventional substrate using a germanium material as an atomic wafer, thereby allowing a thunder of cooling atoms. The beam of light transmits through the wafer itself and increases the ease of use of the atomic wafer.
本發明之另一目的在於設計複數個散熱裝置於原子晶片正、背面上,並且將其製程與金屬導線的製程做整合,以提高金屬導線的電流承載能力讓使用者在晶片的磁場設計時增加彈性與功能性。Another object of the present invention is to design a plurality of heat dissipating devices on the front and back sides of an atomic wafer, and integrate the process with the metal wire process to improve the current carrying capacity of the metal wires for the user to increase the magnetic field design of the wafer. Flexibility and functionality.
為具體說明本發明之原理及設計,特以下列具體實施例來做說明。圖十所示為本實施例之整體架構示意圖。整片具透明及散熱裝置之原子晶片的結構是在透明玻璃基板(101)上製作完成的,在晶片的透明玻璃基板(101)中裝置有導熱電鍍銅柱(302),而在晶片的正背面也都裝置有晶片背面散熱銅塊(301)及晶片正面散熱銅塊(303)。能夠產生磁場的銅導線(401)及打線接合襯墊(402)則是裝置在晶片的正面上,在晶片正背面的中間處則設計有一雷射光束穿透窗(501)可讓冷卻原子用的雷射光束通過。To specifically illustrate the principles and design of the present invention, the following specific embodiments are described. FIG. 10 is a schematic diagram showing the overall architecture of the embodiment. The entire structure of the atomic wafer with the transparent and heat dissipating device is fabricated on the transparent glass substrate (101). The transparent glass substrate (101) of the wafer is provided with a thermally conductive electroplated copper pillar (302), and the wafer is positive. A heat-dissipating copper block (301) on the back side of the wafer and a heat-dissipating copper block (303) on the front side of the wafer are also mounted on the back surface. The copper wire (401) and the wire bonding pad (402) capable of generating a magnetic field are disposed on the front surface of the wafer, and a laser beam penetration window (501) is disposed at the center of the front and back sides of the wafer for cooling atoms. The laser beam passes through.
以下就本發明之製程技術做詳細說明。圖一所示為透明玻璃基板 (101),圖二所示為透明玻璃基板(101)在經過鑽孔製程之後的剖面示意圖。接著在透明玻璃基板(101)的背面蒸鍍上一層黏著層鈦薄膜(201)與一層電鍍製程需要的種子層銅薄膜(202),如圖三所示。然後從透明玻璃基板(101)的背面電鍍散熱用的晶片背面散熱銅塊(301),如圖四所示。另外同樣也是散熱用的導熱電鍍銅柱(302)則是在電鍍的過程中採用由下向上(bottom-up)的方式來將透明玻璃基板(101)貫穿孔填滿,如圖五所示。接著利用化學機械平坦拋光製程(CMP)將突出的導熱電鍍銅柱(302)拋平,如圖六所示。然後在拋光好後的透明玻璃基板(101)上蒸鍍一層黏著層鈦薄膜(201)與一層電鍍製程需要的種子層銅薄膜(202),如圖七所示。接著將晶片正面散熱銅塊(303)及銅導線(401)電鍍在晶片的正面上,如圖八所示。最後再將銅導線(401)與晶片正面散熱銅塊(303)之間連結在一起的電鍍銅與底部的黏著層鈦薄膜(201)與種子層銅薄膜(202)以濕蝕刻的方式蝕刻掉,如圖九所示。最後即可得到如圖十所示之本實施例整體架構圖。The process technology of the present invention will be described in detail below. Figure 1 shows a transparent glass substrate (101), FIG. 2 is a schematic cross-sectional view of the transparent glass substrate (101) after the drilling process. Then, an adhesive layer titanium film (201) and a seed layer copper film (202) required for the electroplating process are deposited on the back surface of the transparent glass substrate (101), as shown in FIG. Then, a heat dissipation copper block (301) for heat dissipation on the back side of the transparent glass substrate (101) is plated, as shown in FIG. In addition, the thermally conductive electroplated copper column (302), which is also used for heat dissipation, fills the transparent glass substrate (101) through holes in a bottom-up manner during electroplating, as shown in FIG. The protruding thermally conductive electroplated copper post (302) is then flattened using a chemical mechanical flat polishing process (CMP), as shown in FIG. Then, an adhesive titanium film (201) and a seed layer copper film (202) required for the electroplating process are deposited on the polished transparent glass substrate (101), as shown in FIG. Next, the front surface heat-dissipating copper block (303) and the copper wire (401) of the wafer are plated on the front side of the wafer, as shown in FIG. Finally, the electroplated copper and the bottom adhesive layer titanium film (201) and the seed layer copper film (202) which are connected between the copper wire (401) and the front surface heat-dissipating copper block (303) are etched away by wet etching. , as shown in Figure 9. Finally, the overall architecture diagram of the embodiment shown in FIG. 10 can be obtained.
本發明之特點係於使用透明玻璃基板(101)來製作原子晶片與其中具有熱傳遞功能的導熱電鍍銅柱(302)之設計如圖十一所示,即可將銅導線(401)通入高電流後所產生的熱擴散至整個晶片正面散熱銅塊(303)上,再藉由導熱電鍍銅柱(302)迅速地將熱傳遞至晶片背面散熱銅塊(301)上,使原子晶片不會因為使用了熱傳導性較差的透明玻璃基板(101)後,因而降低了銅導線(401)的極限電流承載能力。另外,在晶片正面與背面的中間處也設計了一雷射光束穿透窗(501),用以讓冷卻原子的雷射光束穿過,如圖十二所示,以增加原子晶片的多功能性。The present invention is characterized in that a transparent glass substrate (101) is used to fabricate an atomic wafer and a thermally conductive electroplated copper column (302) having a heat transfer function therein. As shown in FIG. 11, the copper wire (401) can be accessed. The heat generated after the high current is diffused to the entire surface of the wafer, and then the heat is transferred to the heat-dissipating copper block (302) to transfer the heat to the heat-dissipating copper block (301) on the back surface of the wafer, so that the atomic wafer is not The limit current carrying capacity of the copper wire (401) is lowered because the transparent glass substrate (101) having poor thermal conductivity is used. In addition, a laser beam penetration window (501) is also designed in the middle of the front and back of the wafer to allow the laser beam of the cooling atom to pass through, as shown in Figure 12, to increase the multifunctionality of the atomic wafer. Sex.
(101)‧‧‧透明玻璃基板(101) ‧‧‧Transparent glass substrate
(201)‧‧‧黏著層鈦薄膜(201)‧‧‧Adhesive Titanium Film
(202)‧‧‧種子層銅薄膜(202)‧‧‧Seed layer copper film
(301)‧‧‧晶片背面散熱銅塊(301) ‧‧‧Dissipation copper block on the back of the wafer
(302)‧‧‧導熱電鍍銅柱(302)‧‧‧ Thermally conductive electroplated copper column
(303)‧‧‧晶片正面散熱銅塊(303) ‧‧‧Front heat sinking copper block
(401)‧‧‧銅導線(401)‧‧‧ copper wire
(402)‧‧‧打線接合襯墊(402)‧‧‧Wire bonding pads
(501)‧‧‧雷射光束穿透窗(501)‧‧‧Laser beam penetration window
第一圖 實施例之透明玻璃基板剖面示意圖First Figure Schematic diagram of a transparent glass substrate of an embodiment
第二圖 實施例之透明玻璃基板鑽孔後剖面示意圖Second Figure Schematic diagram of the transparent glass substrate after drilling
第三圖 實施例之背面蒸鍍鈦與銅薄膜剖面示意圖Fig. 3 is a schematic cross-sectional view of the vapor-deposited titanium and copper film on the back side of the embodiment
第四圖 實施例之電鍍晶片背面散熱銅塊剖面示意圖The fourth figure is a cross-sectional view of the heat-dissipating copper block on the back side of the plated wafer
第五圖 實施例之玻璃基板貫穿孔電鍍導熱銅柱剖面示意圖Fig. 5 is a schematic cross-sectional view of a thermally conductive copper pillar plated through a hole in a glass substrate of an embodiment
第六圖 實施例之化學機械平坦拋光原子晶片正面後剖面示意圖Figure 6 is a schematic cross-sectional view of the front side of a chemical mechanical flat polished atomic wafer of an embodiment
第七圖 實施例之原子晶片正面拋光後蒸鍍鈦與銅薄膜剖面示意圖Fig. 7 is a schematic cross-sectional view showing the vapor deposition of titanium and copper thin films after polishing the front side of the atomic wafer of the embodiment
第八圖 實施例之電鍍銅導線及原子晶片正面散熱銅塊剖面示意圖Figure 8 is a cross-sectional view of the electroplated copper wire and the front side heat-dissipating copper block of the atomic wafer
第九圖 實施例之蝕刻銅導線與散熱銅塊底部的鈦與銅薄膜後剖面示意圖Figure 9 is a cross-sectional view of the titanium and copper film at the bottom of the etched copper wire and the heat-dissipating copper block of the embodiment
第十圖 一實施例之正面整體架構示意圖The tenth figure shows the overall structure of the front side of an embodiment
第十一圖 一實施例之整體線架構示意圖Eleventh Figure 1 Schematic diagram of the overall line architecture of an embodiment
第十二圖 一實施例之背面整體架構示意圖Twelfth Figure Schematic diagram of the overall structure of the back of an embodiment
(101)‧‧‧透明玻璃基板(101) ‧‧‧Transparent glass substrate
(302)‧‧‧導熱電鍍銅柱(302)‧‧‧ Thermally conductive electroplated copper column
(303)‧‧‧晶片正面散熱銅塊(303) ‧‧‧Front heat sinking copper block
(401)‧‧‧銅導線(401)‧‧‧ copper wire
(402)‧‧‧打線接合襯墊(402)‧‧‧Wire bonding pads
(501)‧‧‧雷射光束穿透窗(501)‧‧‧Laser beam penetration window
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101118455A TWI470750B (en) | 2012-05-24 | 2012-05-24 | A heat dissipation device for transparent atom trapping chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101118455A TWI470750B (en) | 2012-05-24 | 2012-05-24 | A heat dissipation device for transparent atom trapping chip |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201349405A TW201349405A (en) | 2013-12-01 |
TWI470750B true TWI470750B (en) | 2015-01-21 |
Family
ID=50157527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101118455A TWI470750B (en) | 2012-05-24 | 2012-05-24 | A heat dissipation device for transparent atom trapping chip |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI470750B (en) |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03137836A (en) * | 1989-10-23 | 1991-06-12 | Hitachi Maxell Ltd | Magneto-optical recording medium |
US5113286A (en) * | 1990-09-27 | 1992-05-12 | At&T Bell Laboratories | Diffraction grating apparatus and method of forming a surface relief pattern in diffraction grating apparatus |
US6495822B2 (en) * | 2000-06-02 | 2002-12-17 | Japan Science And Technology Corporation | Atomic beam generating method and device |
US6796481B2 (en) * | 2000-01-14 | 2004-09-28 | Toray Engineering Co., Ltd. | Chip mounting method |
US20050199871A1 (en) * | 2004-03-10 | 2005-09-15 | Anderson Dana Z. | Cold atom system with atom chip wall |
JP2006337088A (en) * | 2005-05-31 | 2006-12-14 | National Institute Of Information & Communication Technology | Magnetooptical trap system of neutral atom |
US20080073494A1 (en) * | 2006-03-08 | 2008-03-27 | National Institute Of Information And Communications Technology | Neutral atom trapping device |
JP2008173745A (en) * | 2007-01-22 | 2008-07-31 | Nippon Telegr & Teleph Corp <Ntt> | Atom trap element and atom trap method |
US20080296483A1 (en) * | 2007-05-31 | 2008-12-04 | National Institute Of Standards And Technology | Magneto-optical trap ion source |
US20100320995A1 (en) * | 2007-08-31 | 2010-12-23 | Tal David | Atom chip device |
CN102023563A (en) * | 2009-09-23 | 2011-04-20 | 中国计量科学研究院 | Method, apparatus and system for eliminating deposit of atoms on Zeeman cooling window |
TWM413962U (en) * | 2011-03-21 | 2011-10-11 | Univ Nat Taipei Technology | Atom trapping chips with vacuum feedthroughs and double layer of metal wire patterns |
TWM416849U (en) * | 2011-03-07 | 2011-11-21 | Univ Nat Taipei Technology | Atom trapping chips with double layer of metal wire patterns and the heat dissipation device |
FR2960310A1 (en) * | 2010-05-18 | 2011-11-25 | Thales Sa | Magneto-optical trap for cold atom device, has optical separator arranged in order to separate primary optical beam into set of secondary beams having identical intensity, and optical units arranging secondary beams around vacuum chamber |
-
2012
- 2012-05-24 TW TW101118455A patent/TWI470750B/en not_active IP Right Cessation
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03137836A (en) * | 1989-10-23 | 1991-06-12 | Hitachi Maxell Ltd | Magneto-optical recording medium |
US5113286A (en) * | 1990-09-27 | 1992-05-12 | At&T Bell Laboratories | Diffraction grating apparatus and method of forming a surface relief pattern in diffraction grating apparatus |
US6796481B2 (en) * | 2000-01-14 | 2004-09-28 | Toray Engineering Co., Ltd. | Chip mounting method |
US6495822B2 (en) * | 2000-06-02 | 2002-12-17 | Japan Science And Technology Corporation | Atomic beam generating method and device |
US20050199871A1 (en) * | 2004-03-10 | 2005-09-15 | Anderson Dana Z. | Cold atom system with atom chip wall |
JP2006337088A (en) * | 2005-05-31 | 2006-12-14 | National Institute Of Information & Communication Technology | Magnetooptical trap system of neutral atom |
US20080073494A1 (en) * | 2006-03-08 | 2008-03-27 | National Institute Of Information And Communications Technology | Neutral atom trapping device |
JP2008173745A (en) * | 2007-01-22 | 2008-07-31 | Nippon Telegr & Teleph Corp <Ntt> | Atom trap element and atom trap method |
US20080296483A1 (en) * | 2007-05-31 | 2008-12-04 | National Institute Of Standards And Technology | Magneto-optical trap ion source |
US20100320995A1 (en) * | 2007-08-31 | 2010-12-23 | Tal David | Atom chip device |
CN102023563A (en) * | 2009-09-23 | 2011-04-20 | 中国计量科学研究院 | Method, apparatus and system for eliminating deposit of atoms on Zeeman cooling window |
FR2960310A1 (en) * | 2010-05-18 | 2011-11-25 | Thales Sa | Magneto-optical trap for cold atom device, has optical separator arranged in order to separate primary optical beam into set of secondary beams having identical intensity, and optical units arranging secondary beams around vacuum chamber |
TWM416849U (en) * | 2011-03-07 | 2011-11-21 | Univ Nat Taipei Technology | Atom trapping chips with double layer of metal wire patterns and the heat dissipation device |
TWM413962U (en) * | 2011-03-21 | 2011-10-11 | Univ Nat Taipei Technology | Atom trapping chips with vacuum feedthroughs and double layer of metal wire patterns |
Also Published As
Publication number | Publication date |
---|---|
TW201349405A (en) | 2013-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7598533B2 (en) | High heat dissipating LED having a porous material layer | |
JP5840663B2 (en) | Heat sink | |
JP5707810B2 (en) | Manufacturing method of semiconductor module | |
US20130062743A1 (en) | Power module package and method for manufacturing the same | |
KR20130059147A (en) | Power module package | |
TWI429848B (en) | Even-heat distribution structure and heat-dissipation module incorporating the structure | |
JPH06120380A (en) | Heat distribution device for semiconductor device | |
JP2013191830A (en) | Graphite structure, and electronic device including the same | |
US20140090815A1 (en) | Cooling technique | |
JP2011249684A (en) | Heat radiation component and semiconductor package provided with the same | |
TWI437617B (en) | Electrostatic chuck and apparatus for processing a substrate including the same | |
TW201036121A (en) | Semiconductor device having a diamond substrate heat spreader | |
JP6737009B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2015094552A (en) | Cooler | |
TWI470750B (en) | A heat dissipation device for transparent atom trapping chip | |
JP5134108B2 (en) | Manufacturing method of semiconductor element heat sink | |
JP4381533B2 (en) | Semiconductor integrated circuit device with cooler and manufacturing method thereof | |
TWM595383U (en) | A heat dissipation type electronic device | |
TW200922425A (en) | Structure and manufacturing method of circuit substrate board | |
RU2011154696A (en) | HYBRID INTEGRAL MICROWAVE DIAGRAM | |
KR102405457B1 (en) | Thermoelectric device module | |
JP5396669B2 (en) | Display device | |
JP5751052B2 (en) | Heat dissipation board, semiconductor module | |
TWI433615B (en) | Heat dissipation substrate and manufacturing method thereof | |
JP2009071333A (en) | Display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |