TWI469199B - Method for controlling dangling bonds in fluorocarbon films - Google Patents

Method for controlling dangling bonds in fluorocarbon films Download PDF

Info

Publication number
TWI469199B
TWI469199B TW101109099A TW101109099A TWI469199B TW I469199 B TWI469199 B TW I469199B TW 101109099 A TW101109099 A TW 101109099A TW 101109099 A TW101109099 A TW 101109099A TW I469199 B TWI469199 B TW I469199B
Authority
TW
Taiwan
Prior art keywords
bias
plasma
substrate holder
forming
semiconductor device
Prior art date
Application number
TW101109099A
Other languages
Chinese (zh)
Other versions
TW201241901A (en
Inventor
Yoshiyuki Kikuchi
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW201241901A publication Critical patent/TW201241901A/en
Application granted granted Critical
Publication of TWI469199B publication Critical patent/TWI469199B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • H01L21/0212Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC the material being fluoro carbon compounds, e.g.(CFx) n, (CHxFy) n or polytetrafluoroethylene
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical Vapour Deposition (AREA)
  • Plasma Technology (AREA)

Description

氟碳化物膜中之懸空鍵的控制方法Control method of dangling bonds in fluorocarbon film 【相關申請案之交互參照】[Reciprocal Reference of Related Applications]

本申請案主張2011年3月18日所申請之美國臨時申請案第61/454,320號的優先權,該案整體內容係併入於此作為參考。The present application claims the benefit of U.S. Provisional Application Serial No. 61/454,320, filed on March 18, 2011, which is incorporated herein by reference.

本發明大致上與在基板上沉積介電膜有關,且尤其有關於氟碳化物膜中的懸空鍵之控制方法。The present invention relates generally to the deposition of dielectric films on substrates, and more particularly to methods of controlling dangling bonds in fluorocarbon films.

在例如半導體裝置、液晶顯示器裝置、及有機電致發光(electro-luminescent,EL)元件的電子裝置之製造程序中,執行成膜製程以在基板表面上形成傳導膜或絕緣膜。在基板上使用電漿形成薄膜的電漿成膜製程係常用於此成膜製程中,例如用以沉積積體電路用的層間介電質(interlayer dielectrics,ILDs)。In a manufacturing process of an electronic device such as a semiconductor device, a liquid crystal display device, and an organic electroluminescent (EL) device, a film forming process is performed to form a conductive film or an insulating film on the surface of the substrate. A plasma film forming process for forming a thin film on a substrate using a plasma is commonly used in this film forming process, for example, to deposit interlayer dielectrics (ILDs) for integrated circuits.

氟碳化物(CF)膜為用作低介電常數(low-k)ILDs及用於其他應用的前瞻材料。當將CF膜與其他材料整合時,經常遭遇的問題為CF膜及其他材料之間的接點於後續處理期間熱劣化。進一步的處理可包含形成於ILDs之凹陷特徵部中的銅配線層之退火。據認為熱劣化之成因為CF膜中存在懸空鍵所致之CF膜中的分解反應。懸空鍵包含缺乏氟原子的不飽和碳鍵。熱劣化造成氟擴散且可導致積體電路中的CF膜及其他材料之間附著性減少。最終,減少的附著性會造成薄膜侵蝕及可能被看作基板上之薄膜起泡的薄膜剝離。Fluorocarbon (CF) films are prospective materials for use as low dielectric constant (low-k) ILDs and for other applications. When integrating a CF film with other materials, a problem often encountered is that the joint between the CF film and other materials is thermally deteriorated during subsequent processing. Further processing may include annealing of the copper wiring layers formed in the recessed features of the ILDs. It is considered that the thermal deterioration is caused by the decomposition reaction in the CF film due to the presence of dangling bonds in the CF film. The dangling bond contains an unsaturated carbon bond lacking a fluorine atom. Thermal degradation causes fluorine to diffuse and may cause a decrease in adhesion between the CF film and other materials in the integrated circuit. Ultimately, reduced adhesion can result in film erosion and film peeling that can be considered as foaming of the film on the substrate.

然而,難以藉由電漿處理來製備高品質CF膜,尤其是具有低濃度之懸空鍵及良好熱穩定度的高品質CF膜。增加CF膜之熱穩定度預防或減少氟原子擴散,並改善CF膜及接觸CF膜的其他材料之間的附著性。對於減少CF膜之表面上的氟總量之嘗試已包含:在於CF膜上沉積其他材料層之前執行CF膜之熱處理;或由於下述二材料之界面的相對良好附著性質而於CF膜上沉積鈦金 屬。然而,該等嘗試尚未產生可製造的解決方案,且需要新方法來沉積具有低濃度之懸空鍵及良好熱穩定度的CF膜。However, it is difficult to prepare a high quality CF film by plasma treatment, especially a high quality CF film having a low concentration of dangling bonds and good thermal stability. Increasing the thermal stability of the CF film prevents or reduces the diffusion of fluorine atoms and improves the adhesion between the CF film and other materials that contact the CF film. Attempts to reduce the total amount of fluorine on the surface of the CF film have included: performing heat treatment of the CF film before depositing other material layers on the CF film; or depositing on the CF film due to relatively good adhesion properties of the interfaces of the following two materials Titanium Genus. However, such attempts have not yet produced a manufacturable solution and new methods are needed to deposit CF films with low concentrations of dangling bonds and good thermal stability.

本發明之實施例描述具有低濃度之懸空鍵及良好熱穩定度之CF膜的沉積方法。依據一實施例,該方法包含:在電漿處理腔室中的基板夾持器上提供基板,該電漿處理腔室含有微波天線、用以對微波天線供電的微波電源、用以對基板夾持器施加射頻(radio frequency,RF)偏壓的RF偏壓源、及用以對基板夾持器施加直流(DC)偏壓的DC電壓源;在電漿處理腔室中引入含Ca Fb 氣體的第一處理氣體,其中a及b為正整數;藉由施加第一RF偏壓及第一正DC偏壓至基板夾持器而自第一處理氣體形成第一電漿;及利用第一電漿在基板上沉積第一氟碳化物膜。該方法更包含:在電漿處理腔室中引入含Ca Fb 氣體的第二處理氣體,其中a及b為正整數;藉由施加微波功率至微波天線及施加第二RF偏壓及第二正DC偏壓至基板夾持器而自第二處理氣體形成第二電漿;及利用第二電漿在第一氟碳化物膜上沉積第二氟碳化物膜。Embodiments of the present invention describe a deposition method for a CF film having a low concentration of dangling bonds and good thermal stability. According to an embodiment, the method comprises: providing a substrate on a substrate holder in a plasma processing chamber, the plasma processing chamber comprising a microwave antenna, a microwave power source for powering the microwave antenna, and a substrate holder An RF bias source for applying a radio frequency (RF) bias, and a DC voltage source for applying a direct current (DC) bias to the substrate holder; introducing a C a F in the plasma processing chamber the first process gas a gas b, wherein a and b are positive integers; RF bias by applying a first positive and the first DC bias to the substrate holder and forming a first process gas from the first plasma; and using The first plasma deposits a first fluorocarbon film on the substrate. The method further comprises: introducing a second process gas containing C a F b gas into the plasma processing chamber, wherein a and b are positive integers; applying microwave power to the microwave antenna and applying a second RF bias and The second positive DC is biased to the substrate holder to form a second plasma from the second process gas; and the second fluorocarbon film is deposited on the first fluorocarbon film using the second plasma.

依據另一實施例,該方法包含:在電漿處理腔室中的基板夾持器上提供基板,該電漿處理腔室含有微波天線、用以對微波天線供電的微波電源、用以對基板夾持器施加RF偏壓的射頻(RF)偏壓源、及用以對基板夾持器施加DC偏壓的直流(DC)電壓源;在電漿處理腔室中引入含Ca Fb 氣體的處理氣體,其中a及b為正整數;藉由施加RF偏壓及正DC偏壓至基板夾持器而自處理氣體形成電漿;施加微波功率至微波天線;及利用電漿在基板上沉積氟碳化物膜,其中所施加之微波功率係於沉積期間自第一微波功率位準增加至第二微波功率位準。In accordance with another embodiment, the method includes providing a substrate on a substrate holder in a plasma processing chamber, the plasma processing chamber including a microwave antenna, a microwave power source for powering the microwave antenna, and a substrate a holder for applying a RF biased radio frequency (RF) bias source, and a direct current (DC) voltage source for applying a DC bias to the substrate holder; introducing a C a F b gas into the plasma processing chamber Process gas, wherein a and b are positive integers; plasma is formed from the process gas by applying an RF bias and a positive DC bias to the substrate holder; applying microwave power to the microwave antenna; and using the plasma on the substrate A fluorocarbon film is deposited wherein the applied microwave power is increased from a first microwave power level to a second microwave power level during deposition.

具有低濃度之懸空鍵及良好熱穩定度之CF膜的沉積方法係描述於各種實施例中。熟悉相關技術者將察知可在不具有具體細 節之一或更多者、或在具備其他代替物及/或額外方法、材料、或構件的情況下實施各種實施例。在其他實例中,熟知的結構、材料、或操作並未顯示或詳述以避免混淆本發明之各種實施例的態樣。相似地,出於說明之目的,提出特定數量、材料、及配置以提供本發明之透徹理解。再者,應理解示於圖式中的各種實施例為說明性圖式且不必依比例繪製。Deposition methods for CF films having low concentrations of dangling bonds and good thermal stability are described in various embodiments. Those who are familiar with the relevant technology will be aware that they may not have specific details. Various embodiments are implemented with one or more of the sections, or with other alternatives and/or additional methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention. The specific quantities, materials, and configurations are set forth to provide a thorough understanding of the invention. In addition, it is to be understood that the various embodiments are illustrated in the drawings

本說明書通篇提及「一實施例」之處意指相關於該實施例所述的特定特徵、結構、材料、或特性係包含於本發明之至少一實施例中,但並不代表其於每一實施例中出現。因此,本說明書通篇在各處所出現的片語「在一實施例中」不必關於本發明之相同實施例。References to "an embodiment" throughout this specification mean that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention, but does not Appears in every embodiment. Thus, the appearance of the phrase "in an embodiment"

在半導體製造中通常有對於用以沉積具有低濃度之懸空鍵及良好熱穩定度之CF膜的新方法之需要,俾能於先進半導體裝置中使用該等薄膜。發明人已發現可於CF膜沉積期間藉由自沉積電漿萃取負氟離子(F- )將具有低濃度之懸空鍵及良好熱穩定度的高品質CF膜沉積於基板上,該沉積電漿係藉由施加大正DC偏壓至配置成支持基板的基板夾持器而出自於含氟碳化物氣體的處理氣體。萃取自電漿的負氟離子與CF膜中欠缺氟原子的不飽和碳之懸空鍵反應。來自電漿的負氟離子與不飽和碳之懸空鍵的反應以C-F鍵取代CF膜中的不飽和碳之懸空鍵,此導致所沉積的CF膜具有極少懸空鍵及良好熱穩定度。There is a general need in semiconductor fabrication for a new method for depositing CF films having low concentrations of dangling bonds and good thermal stability, which can be used in advanced semiconductor devices. The inventors have discovered that a high quality CF film having a low concentration of dangling bonds and good thermal stability can be deposited on a substrate by extracting negative fluoride ions (F - ) during deposition of the CF film by a self-depositing plasma. A processing gas derived from a fluorine-containing carbide gas by applying a large positive DC bias to a substrate holder configured to support a substrate. The negative fluoride ion extracted from the plasma reacts with the dangling bond of the unsaturated carbon in the CF film which is deficient in fluorine atoms. The reaction of the negative fluoride ion from the plasma with the dangling bond of the unsaturated carbon replaces the dangling bond of the unsaturated carbon in the CF film with a CF bond, which results in the deposited CF film having few dangling bonds and good thermal stability.

依據本發明之實施例,厚CF膜可藉由首先於基板上沉積具有極少懸空鍵的第一高品質CF膜、且其後於第一CF膜上沉積第二CF膜而形成於基板上。發明人已發現第一CF膜可提供在第一CF膜上沉積第二CF膜用的高品質沉積表面。在不沉積第一高品質CF膜的情況下,第二CF膜(及依此方式之第一及第二CF膜之組合的厚CF膜)將具有無法接受之大量懸空鍵及低劣的熱穩定度。第二CF膜可於第一及第二CF膜沉積期間使用不同處理條件以高於第一CF膜之薄膜沉積速率加以沉積。此允許半導體裝置製造中所必要的高基板產量。可使用藉由施加第一RF偏壓及第一正DC 偏壓至配置成支持基板的基板夾持器所形成的第一電漿沉積第一CF膜於基板上,其中第一電漿可在不施加微波功率至電漿處理系統中之微波天線的情況下形成。第二CF膜可藉由施加微波功率至微波天線、及施加第二RF偏壓及第二正DC偏壓至基板夾持器而以高沉積速率沉積。According to an embodiment of the present invention, a thick CF film can be formed on a substrate by first depositing a first high quality CF film having few dangling bonds on the substrate, and then depositing a second CF film on the first CF film. The inventors have discovered that the first CF film can provide a high quality deposition surface for depositing a second CF film on the first CF film. Without depositing the first high quality CF film, the second CF film (and the thick CF film of the combination of the first and second CF films in this manner) will have an unacceptably large number of dangling bonds and poor thermal stability. degree. The second CF film can be deposited at a higher deposition rate than the first CF film using different processing conditions during deposition of the first and second CF films. This allows for high substrate yields necessary in the fabrication of semiconductor devices. Can be used by applying a first RF bias and a first positive DC The first plasma formed by biasing the substrate holder configured to support the substrate deposits the first CF film on the substrate, wherein the first plasma can be applied to the microwave antenna in the plasma processing system without applying microwave power Formed under. The second CF film can be deposited at a high deposition rate by applying microwave power to the microwave antenna and applying a second RF bias and a second positive DC bias to the substrate holder.

圖1為依據本發明之一實施例的在基板上形成氟碳化物膜的流程圖,且圖2A-2D示意性地顯示依據本發明之一實施例的基板上之氟碳化物膜的形成。參考圖1及2A-2D,流程圖100包含:在步驟102中,在電漿處理腔室中的基板夾持器上提供基板200。依據若干實施例,第一蝕刻中止膜202(如SiO2 、SiN、或SiON)可存在於基板200上。依據其他實施例,可省略第一蝕刻中止膜202。電漿處理腔室可含有微波天線、用以對微波天線供電的微波電源、用以對基板夾持器施加RF偏壓的射頻(RF)電源、及用以對基板夾持器施加DC偏壓的直流(DC)電壓源。微波天線可包含如示意性地顯示於圖3-5中的輻射線槽孔天線(radial line slot antenna,RLSA)。基板200可例如為半導體基板,如矽基板、矽鍺基板、鍺基板、玻璃基板、LCD基板、或如GaAs的化合物半導體基板。基板可具有任何尺寸,例如200 mm晶圓、300 mm晶圓、450 mm晶圓、或甚至更大的晶圓或基板。1 is a flow diagram of forming a fluorocarbon film on a substrate in accordance with an embodiment of the present invention, and FIGS. 2A-2D schematically illustrate the formation of a fluorocarbon film on a substrate in accordance with an embodiment of the present invention. Referring to Figures 1 and 2A-2D, flowchart 100 includes, in step 102, providing a substrate 200 on a substrate holder in a plasma processing chamber. According to several embodiments, a first etch stop film 202 (such as SiO 2 , SiN, or SiON) may be present on the substrate 200. According to other embodiments, the first etch stop film 202 may be omitted. The plasma processing chamber may include a microwave antenna, a microwave power source for powering the microwave antenna, a radio frequency (RF) power source for applying an RF bias to the substrate holder, and a DC bias for applying a substrate bias to the substrate holder Direct current (DC) voltage source. The microwave antenna may comprise a radial line slot antenna (RLSA) as shown schematically in Figures 3-5. The substrate 200 may be, for example, a semiconductor substrate such as a germanium substrate, a germanium substrate, a germanium substrate, a glass substrate, an LCD substrate, or a compound semiconductor substrate such as GaAs. The substrate can be of any size, such as a 200 mm wafer, a 300 mm wafer, a 450 mm wafer, or even a larger wafer or substrate.

在步驟104中,於電漿處理腔室中引入含Ca Fb 氣體的第一處理氣體,其中a及b為正整數。依據若干實施例,Ca Fb 氣體可選自C4 F4 、C4 F6 、C6 F6 、C5 F8 、及其他Ca Fb 氣體。舉例而言,Ca Fb 氣體流速可小於500 sccm、小於200 sccm、或小於100 sccm。在若干實例中,第一處理氣體可進一步含有氬(Ar)、氮(N2 )、或Ar及N2 兩者。Ar及N2 氣之氣體流速可小於500 sccm、小於200 sccm、或小於100 sccm。舉例來說,電漿處理腔室中的氣體壓力可小於100 mTorr、小於50 mTorr、小於30 mTorr、或小於20 mTorr。In step 104, a first process gas comprising a C a F b gas is introduced into the plasma processing chamber, wherein a and b are positive integers. According to several embodiments, the C a F b gas may be selected from the group consisting of C 4 F 4 , C 4 F 6 , C 6 F 6 , C 5 F 8 , and other Ca f b gases. For example, the C a F b gas flow rate can be less than 500 sccm, less than 200 sccm, or less than 100 sccm. In several examples, the first process gas may further contain argon (Ar), (N 2), both N 2 or Ar and nitrogen. The gas flow rate of the Ar and N 2 gases may be less than 500 sccm, less than 200 sccm, or less than 100 sccm. For example, the gas pressure in the plasma processing chamber can be less than 100 mTorr, less than 50 mTorr, less than 30 mTorr, or less than 20 mTorr.

在步驟106中,第一電漿係藉由施加第一RF偏壓及第一正DC偏壓至基板夾持器而自第一處理氣體形成。例如,第一RF偏壓可小於100 W、小於50 W、或小於25 W。依據一實施例,第一 電漿可在不施加微波功率至微波天線的情況下形成。第一正DC偏壓可大於1.5 kV,例如3 kV、3.5 kV、或更大。在若干實例中,第一正DC偏壓可在2 kV及5 kV之間、2 kV及3 kV之間、3 kV及4 kV之間、或4 kV及5 kV之間。In step 106, the first plasma is formed from the first process gas by applying a first RF bias and a first positive DC bias to the substrate holder. For example, the first RF bias can be less than 100 W, less than 50 W, or less than 25 W. According to an embodiment, the first The plasma can be formed without applying microwave power to the microwave antenna. The first positive DC bias can be greater than 1.5 kV, such as 3 kV, 3.5 kV, or greater. In some examples, the first positive DC bias can be between 2 kV and 5 kV, between 2 kV and 3 kV, between 3 kV and 4 kV, or between 4 kV and 5 kV.

在步驟108中,第一氟碳化物膜204係利用第一電漿沉積於第一蝕刻中止膜上(圖2B)。依據若干實施例,第一氟碳化物膜204之沉積可包含將基板夾持器維持在例如大於330℃、大於340℃、大於350℃、或大於360℃的溫度。在若干實例中,基板溫度可在350℃及380℃之間、或380℃及400℃之間。在一實例中,可將基板夾持器維持在約360℃之溫度。In step 108, the first fluorocarbon film 204 is deposited on the first etch stop film using the first plasma (Fig. 2B). According to several embodiments, the depositing of the first fluorocarbon film 204 may include maintaining the substrate holder at a temperature of, for example, greater than 330 ° C, greater than 340 ° C, greater than 350 ° C, or greater than 360 ° C. In some examples, the substrate temperature can be between 350 ° C and 380 ° C, or between 380 ° C and 400 ° C. In one example, the substrate holder can be maintained at a temperature of about 360 °C.

在步驟110中,於電漿處理腔室中引入含Ca Fb 氣體的第二處理氣體,其中a及b為整數。依據若干實施例,Ca Fb 氣體可選自C4 F4 、C4 F6 、C6 F6 、C5 F8 、及其他Ca Fb 氣體。Ca Fb 氣體之氣體流速可例如小於500 sccm、小於200 sccm、或小於100 sccm。在若干實例中,第二處理氣體可進一步含有氬(Ar)、氮(N2 )、或Ar及N2 兩者。Ar及N2 氣體之氣體流速可小於500 sccm、小於200 sccm、或小於100 sccm。電漿處理腔室中的氣體壓力可例如小於100 mTorr、小於50 mTorr、小於30 mTorr、或小於20 mTorr。In step 110, a second process gas containing C a F b gas is introduced into the plasma processing chamber, wherein a and b are integers. According to several embodiments, the C a F b gas may be selected from the group consisting of C 4 F 4 , C 4 F 6 , C 6 F 6 , C 5 F 8 , and other Ca f b gases. The gas flow rate of the C a F b gas may be, for example, less than 500 sccm, less than 200 sccm, or less than 100 sccm. In some examples, the second process gas may further comprise argon (Ar), nitrogen (N 2 ), or both Ar and N 2 . The gas flow rate of the Ar and N 2 gases may be less than 500 sccm, less than 200 sccm, or less than 100 sccm. The gas pressure in the plasma processing chamber can be, for example, less than 100 mTorr, less than 50 mTorr, less than 30 mTorr, or less than 20 mTorr.

在步驟112中,第二電漿係藉由施加電漿形成微波功率至微波天線、及施加第二RF偏壓及第二正DC偏壓至基板夾持器而自第二處理氣體形成。第二RF偏壓可與第一RF偏壓相同或不同,例如小於100 W、小於50 W、或小於25 W。第二正DC偏壓可低於第一正DC偏壓,例如小於3 kV、小於2.5 kV、小於2 kV、或小於1.5 kV。在若干實例中,第二正DC偏壓可在1 kV及2 kV之間、或在2 kV及小於3 kV之間。在一實例中,第一正DC偏壓可為約3 kV且第二正DC偏壓可為約1.5 kV。In step 112, the second plasma is formed from the second process gas by applying plasma to form microwave power to the microwave antenna, and applying a second RF bias and a second positive DC bias to the substrate holder. The second RF bias can be the same or different than the first RF bias, such as less than 100 W, less than 50 W, or less than 25 W. The second positive DC bias can be lower than the first positive DC bias, such as less than 3 kV, less than 2.5 kV, less than 2 kV, or less than 1.5 kV. In some examples, the second positive DC bias can be between 1 kV and 2 kV, or between 2 kV and less than 3 kV. In an example, the first positive DC bias can be about 3 kV and the second positive DC bias can be about 1.5 kV.

在步驟114中,第二氟碳化物膜206係利用第二電漿而沉積於第一氟碳化物膜上(圖2C)。依據若干實施例,第二氟碳化物膜206之沉積可包含將基板夾持器維持在例如大於300℃、大於310℃、大於320℃、或大於330℃的溫度。在若干實例中,基板 溫度可在300℃及320℃之間、或320℃及350℃之間。在一實例中,可將基板夾持器維持在約330℃之溫度。依據一實施例,第一氟碳化物膜204之沉積速率可小於第二氟碳化物膜206之沉積速率。In step 114, the second fluorocarbon film 206 is deposited on the first fluorocarbon film using a second plasma (Fig. 2C). According to several embodiments, the depositing of the second fluorocarbon film 206 may include maintaining the substrate holder at a temperature of, for example, greater than 300 °C, greater than 310 °C, greater than 320 °C, or greater than 330 °C. In several examples, the substrate The temperature can be between 300 ° C and 320 ° C, or between 320 ° C and 350 ° C. In one example, the substrate holder can be maintained at a temperature of about 330 °C. According to an embodiment, the deposition rate of the first fluorocarbon film 204 may be less than the deposition rate of the second fluorocarbon film 206.

參考圖2D,可將第二蝕刻中止膜208(如SiO2 、SiN、或SiON)沉積於第二氟碳化物膜206上。依據其他實施例,可省略第二蝕刻中止膜208。Referring to FIG. 2D, a second etch stop film 208 (such as SiO 2 , SiN, or SiON) may be deposited on the second fluorocarbon film 206. According to other embodiments, the second etch stop film 208 may be omitted.

依據若干實施例,第一正DC偏壓可大於第二正DC偏壓。在若干實例中,第一正DC偏壓可等於或大於3 kV。在一實例中,第二正DC偏壓可為約1.5 kV。According to several embodiments, the first positive DC bias may be greater than the second positive DC bias. In several examples, the first positive DC bias can be equal to or greater than 3 kV. In an example, the second positive DC bias can be about 1.5 kV.

依據若干實施例,可在第一基板夾持器溫度沉積第一氟碳化物膜204,且可在低於第一基板夾持器溫度的第二基板夾持器溫度沉積第二氟碳化物膜206。According to several embodiments, the first fluorocarbon film 204 may be deposited at a first substrate holder temperature, and the second fluorocarbon film may be deposited at a second substrate holder temperature lower than the first substrate holder temperature. 206.

依據若干實施例,第一氟碳化物膜204之厚度可小於第二氟碳化物膜206之厚度。在一實例中,第一氟碳化物膜之厚度可為20 nm或更小,例如在5 nm及10 nm之間、或10 nm及20 nm之間。在一實例中,第二氟碳化物膜之厚度為30 nm或更大,例如在30 nm及200 nm之間、30 nm及100 nm之間、或100 nm及200 nm之間。According to several embodiments, the thickness of the first fluorocarbon film 204 may be less than the thickness of the second fluorocarbon film 206. In one example, the first fluorocarbon film may have a thickness of 20 nm or less, such as between 5 nm and 10 nm, or between 10 nm and 20 nm. In one example, the second fluorocarbon film has a thickness of 30 nm or greater, such as between 30 nm and 200 nm, between 30 nm and 100 nm, or between 100 nm and 200 nm.

圖3為依據本發明之一實施例的電漿處理系統之示意圖,該電漿處理系統含有RLSA電漿源以供於基板上沉積氟碳化物膜。電漿處理系統500中產生的電漿之特徵為低電子溫度及高電漿密度。電漿處理系統500可例如為來自日本赤阪的東京威力科創股份有限公司的TRIASTM SPA處理系統。電漿處理系統500含有電漿處理腔室550,在該電漿處理腔室550之上部中具有大於基板558之開口部551。由石英、氮化鋁、或氧化鋁所製成的圓柱介電頂板554係設置成覆蓋開口部551。3 is a schematic illustration of a plasma processing system including a RLSA plasma source for depositing a fluorocarbon film on a substrate in accordance with an embodiment of the present invention. The plasma produced in the plasma processing system 500 is characterized by a low electron temperature and a high plasma density. Plasma processing system 500 may be for example the power of families from Japan Tokyo Akasaka creator TRIAS TM SPA Processing System Incorporated. The plasma processing system 500 includes a plasma processing chamber 550 having an opening 551 that is larger than the substrate 558 in an upper portion of the plasma processing chamber 550. A cylindrical dielectric top plate 554 made of quartz, aluminum nitride, or aluminum oxide is provided to cover the opening portion 551.

氣體管線572係位於頂板554下方的電漿處理腔室550之上部的側壁中。在一實例中,氣體管線572之數量可為16(圖3中僅顯示其中二者)。選擇性地,可使用不同數量之氣體管線572。可 將氣體管線572環向地排列於電漿處理腔室550中,但此非本發明所必須。處理氣體可自氣體管線572均勻且一致地被供應至電漿處理腔室550中的電漿區域559中。處理氣體可含有可選自C4 F4 、C4 F6 、C6 F6 及C5 F8 、及其他Ca Fb 氣體的Ca Fb 氣體。Ca Fb 氣體之氣體流速可小於500 sccm、小於200 sccm、或小於100 sccm。處理氣體可進一步含有氬(Ar)、氮(N2 )、或Ar及N2 兩者。Ar及N2 氣體之氣體流速可小於500 sccm、小於200 sccm、或小於100 sccm。電漿處理腔室中的氣體壓力可例如小於100 mTorr、小於50 mTorr、小於30 mTorr、或小於20 mTorr。Gas line 572 is located in the sidewall of the upper portion of plasma processing chamber 550 below top plate 554. In one example, the number of gas lines 572 can be 16 (only two of which are shown in Figure 3). Alternatively, a different number of gas lines 572 can be used. The gas line 572 can be circumferentially arranged in the plasma processing chamber 550, but this is not required by the present invention. The process gas can be supplied uniformly and consistently from the gas line 572 to the plasma region 559 in the plasma processing chamber 550. The process gas may contain a C a F b gas which may be selected from the group consisting of C 4 F 4 , C 4 F 6 , C 6 F 6 and C 5 F 8 , and other C a F b gases. The gas flow rate of the C a F b gas may be less than 500 sccm, less than 200 sccm, or less than 100 sccm. The process gas may further contain argon (Ar), nitrogen (N 2 ), or both Ar and N 2 . The gas flow rate of the Ar and N 2 gases may be less than 500 sccm, less than 200 sccm, or less than 100 sccm. The gas pressure in the plasma processing chamber can be, for example, less than 100 mTorr, less than 50 mTorr, less than 30 mTorr, or less than 20 mTorr.

在電漿處理系統500中,微波功率係經由具有複數槽孔560A的槽孔天線560通過頂板554而提供至電漿處理腔室550。槽孔天線560面向待處理之基板558,且槽孔天線560可由例如銅的金屬板所製成。為了將微波功率供應至槽孔天線560,波導563係設置於頂板554上,其中波導563係連接至用以產生具有例如約2.45 GHz的頻率之微波的微波電源561。波導563含有:具有連接至槽孔天線560之下端的平面圓形波導563A、連接至圓形波導563A之上表面側的圓形波導563B、及連接至圓形波導563B之上表面側的共軸波導轉換器563C。再者,矩形波導563D係連接至共軸波導轉換器563C之側面及微波電源561。In the plasma processing system 500, microwave power is provided to the plasma processing chamber 550 through the top plate 554 via a slot antenna 560 having a plurality of slots 560A. The slot antenna 560 faces the substrate 558 to be processed, and the slot antenna 560 can be made of a metal plate such as copper. In order to supply microwave power to the slot antenna 560, the waveguide 563 is disposed on the top plate 554, wherein the waveguide 563 is coupled to a microwave power source 561 for generating microwaves having a frequency of, for example, about 2.45 GHz. The waveguide 563 includes a planar circular waveguide 563A connected to the lower end of the slot antenna 560, a circular waveguide 563B connected to the upper surface side of the circular waveguide 563A, and a coaxial connected to the upper surface side of the circular waveguide 563B. Waveguide converter 563C. Furthermore, the rectangular waveguide 563D is connected to the side of the coaxial waveguide converter 563C and the microwave power source 561.

在圓形波導563B內部,導電材料之軸向部562係共軸地設置,使得軸向部562之一端連接至槽孔天線560之上表面的中心(或近中心)部,且軸向部562之另一端連接至圓形波導563B之上表面,從而形成共軸結構。因此,圓形波導563B係建構成運作為共軸波導。微波功率可例如在約0.5 W/cm2 及約4 W/cm2 之間。選擇性地,微波功率可在約0.5 W/cm2 及約3 W/cm2 之間。微波輻射可含有約300 MHz至約10 GHz的微波頻率,例如約2.45 GHz,且電漿可含有小於或等於5 eV的電子溫度,包含1、1.5、2、2.5、3、3.5、4、4.5或5 eV、或其任何組合。在其他實例中,電子溫度可低於5 eV、低於4.5 eV、低於4 eV、或甚至低於3.5 eV。在若干實例中,電子溫度可在3.0及3.5 eV之間、3.5 eV及4.0 eV之間、 或4.0及4.5 eV之間。電漿可具有約1 x 1011 /cm3 至約1 x 1013 /cm3 或更高的密度。Inside the circular waveguide 563B, the axial portion 562 of the conductive material is coaxially disposed such that one end of the axial portion 562 is coupled to the center (or near center) portion of the upper surface of the slot antenna 560, and the axial portion 562 The other end is connected to the upper surface of the circular waveguide 563B to form a coaxial structure. Therefore, the circular waveguide 563B is constructed to operate as a coaxial waveguide. The microwave power can be, for example, between about 0.5 W/cm 2 and about 4 W/cm 2 . Alternatively, the microwave power can be between about 0.5 W/cm 2 and about 3 W/cm 2 . The microwave radiation may contain a microwave frequency of from about 300 MHz to about 10 GHz, such as about 2.45 GHz, and the plasma may contain an electron temperature of less than or equal to 5 eV, including 1, 1.5, 2, 2.5, 3, 3.5, 4, 4.5. Or 5 eV, or any combination thereof. In other examples, the electron temperature can be below 5 eV, below 4.5 eV, below 4 eV, or even below 3.5 eV. In some examples, the electron temperature can be between 3.0 and 3.5 eV, between 3.5 eV and 4.0 eV, or between 4.0 and 4.5 eV. The plasma may have a density of from about 1 x 10 11 /cm 3 to about 1 x 10 13 /cm 3 or higher.

此外,在電漿處理腔室550中,基板夾持器552係設置於頂板554對面以供支持及加熱基板558(如晶圓)。基板夾持器552含有加熱器557以加熱基板558,其中加熱器557可為電阻式加熱器。選擇性地,加熱器557可為燈加熱器或其他任何形式的加熱器。再者,電漿處理腔室550含有連接至電漿處理腔室550之底部及真空泵555的排出管線553。Additionally, in the plasma processing chamber 550, a substrate holder 552 is disposed opposite the top plate 554 for supporting and heating the substrate 558 (eg, a wafer). The substrate holder 552 contains a heater 557 to heat the substrate 558, wherein the heater 557 can be a resistive heater. Alternatively, heater 557 can be a lamp heater or any other form of heater. Further, the plasma processing chamber 550 includes a discharge line 553 that is coupled to the bottom of the plasma processing chamber 550 and to a vacuum pump 555.

電漿處理系統500更含有配置成對基板夾持器552及基板558施加偏壓以產生電漿及/或控制被牽引至基板558的離子之能量的基板偏壓系統556。基板偏壓系統556包含用以將功率耦合至基板夾持器552的基板電源。基板電源含有RF產生器及阻抗匹配網路。基板電源係配置成藉由供給基板夾持器552中的電極能量而將功率耦合至基板夾持器552。RF偏壓的典型頻率可於自約0.1 MHz至約100 MHz的範圍內,且可為13.56 MHz。在若干實例中,RF偏壓可小於1 MHz,例如小於0.8 MHz、小於0.6 MHz、小於0.4 MHz、或甚至小於0.2 MHz。在一實例中,RF偏壓可為約0.4 MHz。選擇性地,RF功率係以複數頻率施加至電極。基板偏壓系統556係配置成供應RF偏壓功率,該RF偏壓功率可在0 W及100 W之間、100 W及200 W之間、200 W及300 W之間、300 W及400 W之間、或400 W及500 W之間。在若干實例中,RF偏壓功率可例如小於100 W、小於50 W、或小於25 W。電漿處理用的RF偏壓系統為熟悉本技術領域者所熟知。進一步而言,基板偏壓系統556包含可將-5 kV及+5 kV之間的DC偏壓供應至基板夾持器552的DC電壓產生器。The plasma processing system 500 further includes a substrate biasing system 556 configured to bias the substrate holder 552 and the substrate 558 to generate plasma and/or control the energy of ions that are drawn to the substrate 558. Substrate biasing system 556 includes a substrate power source for coupling power to substrate holder 552. The substrate power supply contains an RF generator and an impedance matching network. The substrate power supply is configured to couple power to the substrate holder 552 by supplying electrode energy in the substrate holder 552. Typical frequencies for RF bias can range from about 0.1 MHz to about 100 MHz and can be 13.56 MHz. In several examples, the RF bias can be less than 1 MHz, such as less than 0.8 MHz, less than 0.6 MHz, less than 0.4 MHz, or even less than 0.2 MHz. In one example, the RF bias can be about 0.4 MHz. Optionally, the RF power is applied to the electrodes at a plurality of frequencies. The substrate biasing system 556 is configured to supply RF bias power between 0 W and 100 W, between 100 W and 200 W, between 200 W and 300 W, 300 W and 400 W. Between, or between 400 W and 500 W. In several examples, the RF bias power can be, for example, less than 100 W, less than 50 W, or less than 25 W. RF biasing systems for plasma processing are well known to those skilled in the art. Further, substrate biasing system 556 includes a DC voltage generator that can supply a DC bias between -5 kV and +5 kV to substrate holder 552.

基板偏壓系統556係進一步配置成選擇性地提供RF偏壓功率之脈衝。脈衝頻率可大於1 Hz,例如2 Hz、4 Hz、6 Hz、8 Hz、10 Hz、20 Hz、30 Hz、50 Hz、或更大。應注意熟悉本技術領域者將察覺基板偏壓系統556之功率位準與受處理之基板的尺寸有關。例如,300 mmSi晶圓於處理期間需要較200 mm晶圓大的功 率消耗。Substrate biasing system 556 is further configured to selectively provide pulses of RF bias power. The pulse frequency can be greater than 1 Hz, such as 2 Hz, 4 Hz, 6 Hz, 8 Hz, 10 Hz, 20 Hz, 30 Hz, 50 Hz, or greater. It should be noted that those skilled in the art will appreciate that the power level of the substrate biasing system 556 is related to the size of the substrate being processed. For example, a 300 mm Si wafer requires more work than a 200 mm wafer during processing. Rate consumption.

仍參考圖3,控制器599係配置成控制電漿處理系統500。控制器599可包含能產生控制電壓的微處理器、記憶體、及數位I/O埠,該控制電壓足以傳達及啟動電漿處理系統500之輸入並監控來自電漿處理系統500之輸出。再者,控制器599係與電漿處理腔室550、真空泵555、加熱器557、基板偏壓系統556、及微波電源561耦接並交換資訊。儲存於記憶體中的程式係用以依據所儲存的製程配方來控制前述之電漿處理系統500的構件。控制器599之一實例為基於UNIX的工作站。選擇性地,可將控制器599實施為一般用途電腦、數位訊號處理系統等。Still referring to FIG. 3, controller 599 is configured to control plasma processing system 500. Controller 599 can include a microprocessor, memory, and digital I/O ports capable of generating a control voltage sufficient to communicate and initiate input to plasma processing system 500 and monitor output from plasma processing system 500. Furthermore, the controller 599 is coupled to the plasma processing chamber 550, the vacuum pump 555, the heater 557, the substrate biasing system 556, and the microwave power source 561 to exchange information. The program stored in the memory is used to control the components of the plasma processing system 500 described above in accordance with the stored process recipe. An example of controller 599 is a UNIX based workstation. Alternatively, the controller 599 can be implemented as a general purpose computer, a digital signal processing system, or the like.

在電漿處理系統500中沉積氟碳化物膜的處理條件可包含約300℃及約500℃之間的基板溫度,例如在約300℃及約400℃之間。例如,可將電漿處理腔室550中的壓力維持在例如小於100 mTorr、小於50 mTorr、小於30 mTorr、或小於20 mTorr。The processing conditions for depositing the fluorocarbon film in the plasma processing system 500 can include a substrate temperature between about 300 ° C and about 500 ° C, such as between about 300 ° C and about 400 ° C. For example, the pressure in the plasma processing chamber 550 can be maintained, for example, less than 100 mTorr, less than 50 mTorr, less than 30 mTorr, or less than 20 mTorr.

圖4為依據本發明之另一實施例的電漿處理系統之示意圖,該電漿處理系統含有輻射線槽孔天線(radial line slot antenna,RLSA)電漿源以供於基板上沉積氟碳化物膜。如圖4中所示,電漿處理系統10包含電漿處理腔室20(真空腔室)、天線單元50、及基板夾持器21。電漿處理腔室20之內部被粗略區分成位於電漿氣體供應單元30下方的電漿產生區域R1、及基板夾持器21上方的電漿擴散區域R2。電漿產生區域R1中所產生的電漿可具有數個電子伏特(eV)之電子溫度。當使電漿擴散至其中執行成膜處理的電漿擴散區域R2中時,接近基板夾持器21的電漿之電子溫度可下降至低於約2 eV之數值。基板夾持器21係置中地位於電漿處理腔室20之底部上並作為支持基板W的基板夾持器。在基板夾持器21內部設有絕緣構件21a、冷卻套21b、及用以控制基板溫度的溫度控制單元(未顯示)。4 is a schematic diagram of a plasma processing system including a radial line slot antenna (RLSA) plasma source for depositing fluorocarbon on a substrate in accordance with another embodiment of the present invention. membrane. As shown in FIG. 4, the plasma processing system 10 includes a plasma processing chamber 20 (vacuum chamber), an antenna unit 50, and a substrate holder 21. The inside of the plasma processing chamber 20 is roughly divided into a plasma generating region R1 located below the plasma gas supply unit 30 and a plasma diffusion region R2 above the substrate holder 21. The plasma generated in the plasma generating region R1 may have an electron temperature of several electron volts (eV). When the plasma is diffused into the plasma diffusion region R2 in which the film formation process is performed, the electron temperature of the plasma close to the substrate holder 21 can be lowered to a value lower than about 2 eV. The substrate holder 21 is centrally located on the bottom of the plasma processing chamber 20 and serves as a substrate holder for the support substrate W. Inside the substrate holder 21, an insulating member 21a, a cooling jacket 21b, and a temperature control unit (not shown) for controlling the temperature of the substrate are provided.

電漿處理腔室20之頂部係開放端型式。電漿氣體供應單元30係設置於基板夾持器21之對面,且係經由如O型環的密封構件(未顯示)附接至電漿處理腔室20之頂部。亦可用作介電窗之電漿氣體 供應單元30可由如氧化鋁或石英的材料所製成,且具有平面。複數氣體供應孔31係設置於基板夾持器21之對面及電漿氣體供應單元30之平面上。複數氣體供應孔31經由氣流通道32與電漿氣體供應埠33連通。電漿氣體供應源34將如氬(Ar)氣或其他鈍氣的電漿氣體供入電漿氣體供應埠33中。然後,電漿氣體經由複數氣體供應孔31而均勻地供應至電漿產生區域R1中。The top of the plasma processing chamber 20 is of the open end type. The plasma gas supply unit 30 is disposed opposite the substrate holder 21 and attached to the top of the plasma processing chamber 20 via a sealing member (not shown) such as an O-ring. Can also be used as a plasma gas for dielectric windows The supply unit 30 may be made of a material such as alumina or quartz and has a flat surface. The plurality of gas supply holes 31 are provided on the opposite side of the substrate holder 21 and the plane of the plasma gas supply unit 30. The plurality of gas supply holes 31 communicate with the plasma gas supply port 33 via the gas flow path 32. The plasma gas supply source 34 supplies a plasma gas such as argon (Ar) gas or other inert gas into the plasma gas supply port 33. Then, the plasma gas is uniformly supplied into the plasma generation region R1 via the plurality of gas supply holes 31.

電漿處理系統10更包含處理氣體供應單元40,其係置中於電漿產生區域R1及電漿擴散區域R2之間的電漿處理腔室20中。處理氣體供應單元40可由傳導材料所製成,例如包含鎂(Mg)之鋁合金或不鏽鋼。與電漿氣體供應單元30相似,複數氣體供應孔41係設置於處理氣體供應單元40之平面上。處理氣體供應單元40之平面係設置於基板夾持器21之對面。The plasma processing system 10 further includes a process gas supply unit 40 that is coupled in the plasma processing chamber 20 between the plasma generation region R1 and the plasma diffusion region R2. The process gas supply unit 40 may be made of a conductive material such as an aluminum alloy or stainless steel containing magnesium (Mg). Similar to the plasma gas supply unit 30, a plurality of gas supply holes 41 are provided on the plane of the process gas supply unit 40. The plane of the process gas supply unit 40 is disposed opposite the substrate holder 21.

電漿處理腔室20更包含連接至電漿處理腔室20之底部的排出管線26、將排出管線26連接至壓力控制器閥28及真空泵29的真空管線27。壓力控制器閥28可用以達成電漿處理腔室20中的期望氣體壓力。The plasma processing chamber 20 further includes a discharge line 26 connected to the bottom of the plasma processing chamber 20, a vacuum line 27 connecting the discharge line 26 to the pressure controller valve 28 and the vacuum pump 29. Pressure controller valve 28 may be used to achieve a desired gas pressure in plasma processing chamber 20.

處理氣體供應單元40之俯視圖係顯示於圖5中。如本圖中所示,格狀氣流通道42係形成於處理氣體供應單元40內。格狀氣流通道42與形成於垂直方向上的複數氣體供應孔41之上端連通。複數氣體供應孔41之下部為面向基板夾持器21的開口。複數氣體供應孔41經由格狀氣流通道42而與處理氣體供應埠43連通。A top view of the process gas supply unit 40 is shown in FIG. As shown in the figure, a lattice flow passage 42 is formed in the process gas supply unit 40. The lattice air flow passage 42 communicates with the upper end of the plurality of gas supply holes 41 formed in the vertical direction. The lower portion of the plurality of gas supply holes 41 is an opening facing the substrate holder 21. The plurality of gas supply holes 41 communicate with the process gas supply port 43 via the lattice gas flow path 42.

再者,複數開口44係形成於處理氣體供應單元40中,使得複數開口44在垂直方向上通過處理氣體供應單元40。複數開口44將如氬(Ar)氣、氦(He)氣、或其他鈍氣的電漿氣體引入基板夾持器21上方的電漿擴散區域R2中。如圖5中所示,複數開口44係形成於相鄰氣流通道42之間。處理氣體可自獨立的三處理氣體供應源45-47供應至處理氣體供應埠43。處理氣體供應源45-47可供應C5 F8 氣體(或一般為Ca Fb 氣體)、Ar、及N2Further, a plurality of openings 44 are formed in the process gas supply unit 40 such that the plurality of openings 44 pass through the process gas supply unit 40 in the vertical direction. The plurality of openings 44 introduce a plasma gas such as argon (Ar) gas, helium (He) gas, or other inert gas into the plasma diffusion region R2 above the substrate holder 21. As shown in FIG. 5, a plurality of openings 44 are formed between adjacent airflow passages 42. The process gas may be supplied to the process gas supply port 43 from separate three process gas supply sources 45-47. The process gas supply sources 45-47 can supply C 5 F 8 gas (or generally C a F b gas), Ar, and N 2 .

處理氣體流過格狀氣流通道42,且係經由複數氣體供應孔41 而均勻地供應至電漿擴散區域R2中。電漿處理系統10更包含四閥門(V1-V4)及四質量流速控制器(MFC1-MFC4)以供控制處理氣體的供應。The process gas flows through the lattice gas flow passage 42 and passes through the plurality of gas supply holes 41 It is uniformly supplied into the plasma diffusion region R2. The plasma processing system 10 further includes four valves (V1-V4) and four mass flow controllers (MFC1-MFC4) for controlling the supply of process gases.

外部微波產生器55經由共軸波導54提供如2.45GHz的預定頻率之微波至天線單元50。共軸波導54可包含內導體54B及外導體54A。來自微波產生器55的微波於電漿產生區域R1中、電漿氣體供應單元30之正下方產生電場,因此造成電漿處理腔室20內的處理氣體激發。The external microwave generator 55 supplies microwaves of a predetermined frequency of 2.45 GHz to the antenna unit 50 via the coaxial waveguide 54. The coaxial waveguide 54 can include an inner conductor 54B and an outer conductor 54A. The microwave from the microwave generator 55 generates an electric field directly under the plasma gas supply unit 30 in the plasma generating region R1, thereby causing the processing gas in the plasma processing chamber 20 to be excited.

圖6顯示天線單元50之局部剖面圖。如此圖中所示,天線單元50可包含平面天線主體51、輻射線槽孔板52、及介電板53,以縮短微波波長。平面天線主體51可具有附帶開放端型式底面的圓形。平面天線主體51及輻射線槽孔板52可由傳導材料所製成。FIG. 6 shows a partial cross-sectional view of the antenna unit 50. As shown in this figure, the antenna unit 50 can include a planar antenna body 51, a radiation slot plate 52, and a dielectric plate 53 to shorten the microwave wavelength. The planar antenna body 51 can have a circular shape with an open end type bottom surface. The planar antenna body 51 and the radiation slot plate 52 may be made of a conductive material.

複數槽孔56係設置於輻射線槽孔板52上,以產生圓形極化波。複數槽孔56係以於各槽孔之間具有小間隙的實質上T形形式排列。複數槽孔56係沿環向排列成同心圓形圖案或螺旋圖案。由於槽孔56a及56b互相垂直,含有兩正交極化分量的圓形極化波係如平面波般自輻射線槽孔板52發射。A plurality of slots 56 are provided on the radiation slot plate 52 to create a circularly polarized wave. The plurality of slots 56 are arranged in a substantially T-shaped form with small gaps between the slots. The plurality of slots 56 are arranged in a circumferentially concentric circular pattern or a spiral pattern. Since the slots 56a and 56b are perpendicular to each other, a circularly polarized wave system having two orthogonal polarization components is emitted from the radiation slot plate 52 as a plane wave.

介電板53可由例如氧化鋁(Al2 O3 )或氮化矽(Si3 N4 )的低損耗介電材料所製成,其係位於輻射線槽孔板52及平面天線主體51之間。輻射線槽孔板52可利用密封構件(未顯示)而裝設於電漿處理腔室20上,使得輻射線槽孔板52與蓋板23緊密接觸。蓋板23係位於電漿氣體供應單元30之上表面上,且係由如氧化鋁(Al2 O3 )的微波傳輸性介電材料形成。The dielectric plate 53 may be made of a low loss dielectric material such as aluminum oxide (Al 2 O 3 ) or tantalum nitride (Si 3 N 4 ), which is located between the radiation slot plate 52 and the planar antenna body 51. . The radiation slot plate 52 can be mounted to the plasma processing chamber 20 using a sealing member (not shown) such that the radiation slot plate 52 is in intimate contact with the cover plate 23. The cover plate 23 is located on the upper surface of the plasma gas supply unit 30, and is formed of a microwave transporting dielectric material such as alumina (Al 2 O 3 ).

外部高頻電力供應源22經由匹配網路25與基板夾持器21電性連接。外部高頻電源供應源22產生例如13.56 MHz之預定頻率的RF偏壓功率,用以控制被牽引至基板W之電漿中的離子之能量。電力供應源22係進一步配置成選擇性地提供RF偏壓功率之脈衝。脈衝頻率可大於1 Hz,例如2 Hz、4 Hz、6 Hz、8 Hz、10 Hz、20 Hz、30 Hz、50 Hz、或更大。電力供應源22係配置成供應0 W及100 W之間、100 W及200 W之間、200 W及300 W之間、300 W及400 W之間、或400 W及500 W之間的RF偏壓功率。熟悉本技術領域者將察知電力供應源22之功率位準與所處理之基板的尺寸有關。舉例而言,300 mmSi晶圓於處理期間需要較200 mm晶圓大的功率消耗。電漿處理系統10更包含可將-5 kV及5 kV之間的DC電壓偏壓供應至基板夾持器21的DC電壓產生器35。The external high frequency power supply source 22 is electrically connected to the substrate holder 21 via the matching network 25. The external high frequency power supply 22 generates an RF bias power of a predetermined frequency, for example 13.56 MHz, for controlling the energy of ions drawn into the plasma of the substrate W. The power supply 22 is further configured to selectively provide pulses of RF bias power. The pulse frequency can be greater than 1 Hz, such as 2 Hz, 4 Hz, 6 Hz, 8 Hz, 10 Hz, 20 Hz, 30 Hz, 50 Hz, or greater. The power supply source 22 is configured to supply between 0 W and 100 W, between 100 W and 200 W, between 200 W and 300 W, 300 RF bias power between W and 400 W, or between 400 W and 500 W. Those skilled in the art will recognize that the power level of the power supply source 22 is related to the size of the substrate being processed. For example, a 300 mm Si wafer requires more power consumption than a 200 mm wafer during processing. The plasma processing system 10 further includes a DC voltage generator 35 that can supply a DC voltage bias between -5 kV and 5 kV to the substrate holder 21.

於CF膜沉積期間,可使用電漿氣體供應單元30將如氬(Ar)氣的電漿氣體引入電漿處理腔室20中。另一方面,可使用處理氣體供應單元40將處理氣體引入電漿處理腔室20中。雖然未顯示於圖4,但亦可使用電漿氣體供應單元30將C5 F8 (或一般為Ca Fb )、Ar、及N2 之一或更多者引入電漿處理腔室20中。During the deposition of the CF film, a plasma gas such as argon (Ar) gas may be introduced into the plasma processing chamber 20 using the plasma gas supply unit 30. Alternatively, the process gas supply unit 40 can be used to introduce process gases into the plasma processing chamber 20. Although not shown in FIG. 4, one or more of C 5 F 8 (or generally C a F b ), Ar, and N 2 may also be introduced into the plasma processing chamber 20 using the plasma gas supply unit 30. in.

依據若干實施例,CF膜可於連續製程中沉積,再該連續製程中,於薄膜沉積期間改變微波功率位準、基板夾持器溫度、及正DC偏壓之一或更多者。此係示意性地顯示於圖7-9中。According to several embodiments, the CF film can be deposited in a continuous process in which one or more of the microwave power level, the substrate holder temperature, and the positive DC bias are changed during film deposition. This is shown schematically in Figures 7-9.

圖7A-7C示意性地顯示氟碳化物膜沉積期間的微波功率位準之變化。薄膜沉積開始於t0。圖7A顯示微波功率位準曲線700,其中第一微波功率位準P1係於時間t0及t之間施加。在時間t時,微波功率位準係自P1上升至第二微波功率位準P2,且薄膜沉積在第二微波功率位準P2時持續。圖7B顯示在描跡710中,於膜沉積期間使微波功率位準自第一微波功率位準P1單調遞增至第二微波功率位準P2。圖7C顯示在描跡720中,使時間t的微波功率位準自第一微波功率位準P1單調遞增至第二微波功率位準P2。在若干實例中,P1可為零,且因此於時間t0及t之間的第一氟碳化物膜之沉積期間不施加微波功率。在若干實例中,功率位準P2可大於1 kW,例如約1.35 kW。Figures 7A-7C schematically show changes in microwave power level during deposition of a fluorocarbon film. Film deposition begins at t0. Figure 7A shows a microwave power level profile 700 in which a first microwave power level P1 is applied between times t0 and t. At time t, the microwave power level rises from P1 to the second microwave power level P2, and the film deposition continues at the second microwave power level P2. FIG. 7B shows that in trace 710, the microwave power level is monotonically increased from the first microwave power level P1 to the second microwave power level P2 during film deposition. Figure 7C shows that in trace 720, the microwave power level at time t is monotonically increased from the first microwave power level P1 to the second microwave power level P2. In several instances, P1 can be zero, and thus no microwave power is applied during deposition of the first fluorocarbon film between times t0 and t. In several examples, the power level P2 can be greater than 1 kW, such as about 1.35 kW.

圖8A-8C示意性地顯示氟碳化物膜沉積期間的基板夾持器溫度之變化。薄膜沉積開始於t0。圖8A顯示基板夾持器溫度曲線800,其中第一基板夾持器溫度T1係使用於時間t0及t之間。在時間t時,基板夾持器溫度自T1下降至第二基板夾持器溫度T2,且薄膜沉積在第二基板夾持器溫度T2時持續。圖8B顯示在描跡810中,於薄膜沉積期間使基板夾持器溫度自於t0的第一基板夾 持器溫度T1單調遞減至第二基板夾持器溫度T2。圖8C顯示在描跡820中,使時間t的基板夾持器溫度自第一基板夾持器溫度T1單調遞減至第二基板夾持器溫度T2。在若干實例中,T1可為約360℃,且T2可為約330℃。依據若干實施例,第一氟碳化物膜可沉積於時間t0及t之間,且第二氟碳化物膜在大於t的時間沉積於第一氟碳化物膜上。Figures 8A-8C schematically show changes in substrate holder temperature during fluorocarbon film deposition. Film deposition begins at t0. Figure 8A shows a substrate holder temperature profile 800 in which the first substrate holder temperature T1 is used between times t0 and t. At time t, the substrate holder temperature drops from T1 to the second substrate holder temperature T2, and the film deposition continues at the second substrate holder temperature T2. Figure 8B shows the first substrate holder in the trace 810 that causes the substrate holder temperature to be from t0 during film deposition. The holder temperature T1 monotonically decreases to the second substrate holder temperature T2. Figure 8C shows that in trace 820, the substrate holder temperature for time t is monotonically decreasing from the first substrate holder temperature T1 to the second substrate holder temperature T2. In several examples, T1 can be about 360 °C and T2 can be about 330 °C. According to several embodiments, a first fluorocarbon film may be deposited between times t0 and t, and a second fluorocarbon film is deposited on the first fluorocarbon film at a time greater than t.

圖9A-9C示意性地顯示氟碳化物膜沉積期間施加至基板夾持器的正DC偏壓之變化。薄膜沉積開始於t0。圖9A顯示DC偏壓曲線900,其中正DC偏壓DC1係使用於時間t0及t之間。在時間t時,DC偏壓自DC1下降至第二正DC偏壓DC2,且薄膜沉積在第二DC偏壓DC2時持續。圖9B顯示在描跡910中,於薄膜沉積期間使DC偏壓自t0時的第一正DC偏壓DC1單調遞減至第二正DC偏壓DC2。圖9C顯示在描跡920中,使時間t的DC偏壓自第一正DC偏壓DC1單調遞減至第二正DC偏壓DC2。在一實例中,DC1可為約3kV,且DC2可為約1.5kV。依據若干實施例,第一氟碳化物膜可沉積於時間t0及t之間,且第二氟碳化物膜在大於t的時間沉積於第一氟碳化物膜上。Figures 9A-9C schematically show changes in the positive DC bias applied to the substrate holder during deposition of the fluorocarbon film. Film deposition begins at t0. Figure 9A shows a DC bias curve 900 in which a positive DC bias DC1 is used between times t0 and t. At time t, the DC bias drops from DC1 to a second positive DC bias DC2 and the film deposition continues at the second DC bias DC2. FIG. 9B shows that in trace 910, the first positive DC bias DC1 when the DC bias is applied from t0 is monotonically reduced to the second positive DC bias DC2 during thin film deposition. 9C shows that in trace 920, the DC bias of time t is monotonically decreasing from the first positive DC bias DC1 to the second positive DC bias DC2. In an example, DC1 can be about 3 kV and DC2 can be about 1.5 kV. According to several embodiments, a first fluorocarbon film may be deposited between times t0 and t, and a second fluorocarbon film is deposited on the first fluorocarbon film at a time greater than t.

依據本發明之實施例,示意性地顯示於圖7-9中的不同微波功率位準、基板夾持器溫度、及DC偏壓之任何變更可於CF膜沉積期間使用。In accordance with embodiments of the present invention, any changes in the different microwave power levels, substrate holder temperatures, and DC biases that are schematically illustrated in Figures 7-9 can be used during CF film deposition.

依據本發明之實施例,提供用以形成半導體裝置的方法。該方法包含:在電漿處理腔室中的基板夾持器上提供基板,該電漿處理腔室含有微波天線、用以對微波天線供電的微波電源、用以對基板夾持器施加射頻(RF)偏壓的RF偏壓源、及用以對基板夾持器施加直流(DC)偏壓的DC電壓源。該方法更包含:在電漿處理腔室中引入含Ca Fb 氣體的第一處理氣體。在一實例中,第一處理氣體可包含C5 F8 、Ar、及N2 。之後,第一電漿係藉由施加第一RF偏壓及第一正DC偏壓至基板夾持器而自電漿處理系統中的第一處理氣體形成,且曝露於第一電漿以第一基板夾持器溫度在基板上沉積第一氟碳化物膜。在一實例中,第一基板夾持器溫度可 為約360℃,第一RF偏壓可為約25 W,且第一正DC偏壓可為約3 kV。在一實例中,第一電漿可在不施加微波功率至微波天線的情況下形成。In accordance with an embodiment of the present invention, a method for forming a semiconductor device is provided. The method includes providing a substrate on a substrate holder in a plasma processing chamber, the plasma processing chamber including a microwave antenna, a microwave power source for powering the microwave antenna, and applying a radio frequency to the substrate holder ( RF biased RF bias source, and a DC voltage source for applying a direct current (DC) bias to the substrate holder. The method further includes introducing a first process gas comprising a C a F b gas into the plasma processing chamber. In an example, the first process gas can comprise C 5 F 8 , Ar, and N 2 . Thereafter, the first plasma is formed from the first processing gas in the plasma processing system by applying the first RF bias and the first positive DC bias to the substrate holder, and is exposed to the first plasma. A substrate holder temperature deposits a first fluorocarbon film on the substrate. In one example, the first substrate holder temperature can be about 360 ° C, the first RF bias can be about 25 W, and the first positive DC bias can be about 3 kV. In an example, the first plasma can be formed without applying microwave power to the microwave antenna.

之後,該方法更包含:在電漿處理腔室中引入含Ca Fb 氣體的第二處理氣體。在一實例中,第二處理氣體可包含C5 F8 、Ar、及N2 。第二電漿係藉由施加微波功率至微波天線、並施加第二RF偏壓及第二正DC偏壓至基板夾持器而自第二處理氣體形成,其中曝露於第二電漿以第二基板夾持器溫度在第一氟碳化物膜上沉積第二氟碳化物膜。在一實例中,第二基板夾持器溫度可為約330℃,微波功率可為約1.35 kW,第二RF偏壓可為約25 W,且第二正DC偏壓可為約1.5 kV。進一步的處理條件可包含約23 mTorr之氣體壓力、約100 sccm之Ar氣體流、及約20 sccm之N2 氣體流。Thereafter, the method further comprises: introducing a second process gas containing C a F b gas into the plasma processing chamber. In an example, the second process gas can comprise C 5 F 8 , Ar, and N 2 . The second plasma is formed from the second process gas by applying microwave power to the microwave antenna and applying a second RF bias and a second positive DC bias to the substrate holder, wherein the second plasma is exposed The second substrate holder temperature deposits a second fluorocarbon film on the first fluorocarbon film. In one example, the second substrate holder temperature can be about 330 ° C, the microwave power can be about 1.35 kW, the second RF bias can be about 25 W, and the second positive DC bias can be about 1.5 kV. Further processing conditions may include a gas pressure of about 23 mTorr, an Ar gas stream of about 100 sccm, and a N 2 gas stream of about 20 sccm.

在不同處理條件下所沉積的CF膜係藉由執行沉積後退火及監測薄膜的任何起泡或剝離來加以評估。測試結構含有在不同處理條件下所沉積的CF。測試結構包含(按Si晶圓上之沉積順序):第一SiN蝕刻中止膜/第一CF膜/第二CF膜/第二SiN蝕刻中止膜/SiC蓋層。含有使用360℃之第一基板夾持器溫度及3 kV之第一正DC偏壓所沉積的第一CF膜、及使用330℃之第二基板夾持器溫度、1.5 kV之第二正DC偏壓、及1.35 kW之微波功率而直接形成於第一CF膜上之第二CF膜的測試結構並未顯示出起泡或剝離的徵象。這證實此測試結構在第一及第二CF膜中具有低濃度之懸空鍵及因此的良好熱穩定度。The CF film deposited under different processing conditions was evaluated by performing post-deposition annealing and monitoring any blistering or peeling of the film. The test structure contained CF deposited under different processing conditions. The test structure comprises (in the order of deposition on the Si wafer): a first SiN etch stop film / a first CF film / a second CF film / a second SiN etch stop film / SiC cap layer. a first CF film deposited using a first substrate holder temperature of 360 ° C and a first positive DC bias of 3 kV, and a second substrate holder temperature of 330 ° C using a second substrate holder temperature of 330 ° C The test structure of the second CF film directly formed on the first CF film with a bias voltage and a microwave power of 1.35 kW did not show signs of blistering or peeling. This confirms that the test structure has a low concentration of dangling bonds in the first and second CF films and thus good thermal stability.

相形之下,含有以300℃或330℃之基板夾持器溫度及1.5kV或負3 kV之第一偏壓功率所沉積的第一CF膜的測試結構並未通過退火測試。進一步而言,含有以300℃或330℃之基板夾持器溫度及3kV之第一偏壓功率所沉積的第一CF膜的測試結構並未通過退火測試。第二CF膜係使用330℃之第二基板夾持器溫度及3kV之第二偏壓功率而沉積。使用電子能量損耗能譜(Electron Energy Loss Spectroscopy,EELS)的測試結構之進一步分析顯示通 過退火測試的測試結構中經改善的C-C鍵結及增加的C-F鍵結。EELS分析亦顯示通過退火測試的測試結構中的第一SiN蝕刻中止膜及第一CF膜之間的改良界面。In contrast, the test structure containing the first CF film deposited at a substrate holder temperature of 300 ° C or 330 ° C and a first bias power of 1.5 kV or minus 3 kV did not pass the annealing test. Further, the test structure containing the first CF film deposited at a substrate holder temperature of 300 ° C or 330 ° C and a first bias power of 3 kV did not pass the annealing test. The second CF film was deposited using a second substrate holder temperature of 330 ° C and a second bias power of 3 kV. Further analysis using the test structure of Electro Energy Loss Spectroscopy (EELS) shows Improved C-C bonding and increased C-F bonding in the test structure over-annealed. The EELS analysis also shows an improved interface between the first SiN etch stop film and the first CF film in the test structure that was annealed.

本文已描述使用微波電漿源來形成半導體裝置之氟碳化物的複數實施例。本發明之實施例的前述說明已為了說明及描述之目的而呈現。本文不欲為詳盡無遺或將本發明限制於所揭露的精確形式。本描述內容及之後的申請專利範圍包含僅用於描述目的且不應被解釋為限制性之用語。例如,於此(包含申請專利範圍中)所用的用語「上」不需為基板「上」的膜直接在基板上且緊接基板;在該膜及基板之間可能有第二薄膜或其他結構。A plurality of embodiments of using a microwave plasma source to form a fluorocarbon of a semiconductor device have been described herein. The foregoing description of the embodiments of the invention has been presented for purposes of illustration The invention is not intended to be exhaustive or to limit the invention to the precise form disclosed. The content of the description and the following claims are intended to be illustrative only and not to be construed as limiting. For example, the term "on" as used herein (including in the scope of the claims) does not require that the film "on" the substrate be directly on the substrate and next to the substrate; there may be a second film or other structure between the film and the substrate. .

熟悉相關技術領域者可鑑於上述教示察知許多修改及變化均為可能。熟悉本技術領域者將察知圖式中所示的各種構件之各種均等組合及替換。因此,欲使本發明之範圍非由此詳細描述而由隨附申請專利範圍所限制。Those skilled in the relevant art will recognize that many modifications and variations are possible in light of the above teachings. Various equivalent combinations and substitutions of the various components shown in the drawings will be apparent to those skilled in the art. Therefore, the scope of the invention is not intended to be

10‧‧‧電漿處理系統10‧‧‧Plastic Processing System

20‧‧‧電漿處理腔室20‧‧‧The plasma processing chamber

21‧‧‧基板夾持器21‧‧‧Substrate holder

21a‧‧‧絕緣構件21a‧‧‧Insulating components

21b‧‧‧冷卻套21b‧‧‧Cooling sleeve

22‧‧‧電力供應源22‧‧‧Power supply

23‧‧‧蓋板23‧‧‧ Cover

25‧‧‧匹配網路25‧‧‧matching network

26‧‧‧排出管線26‧‧‧Drainage line

27‧‧‧真空管線27‧‧‧vacuum pipeline

28‧‧‧壓力控制器閥28‧‧‧pressure controller valve

29‧‧‧真空泵29‧‧‧Vacuum pump

30‧‧‧電漿氣體供應單元30‧‧‧ Plasma Gas Supply Unit

31‧‧‧氣體供應孔31‧‧‧ gas supply hole

32‧‧‧氣流通道32‧‧‧Air passage

33‧‧‧電漿氣體供應埠33‧‧‧ Plasma gas supply埠

34‧‧‧電漿氣體供應源34‧‧‧ Plasma gas supply

35‧‧‧DC電壓產生器35‧‧‧DC voltage generator

40‧‧‧處理氣體供應單元40‧‧‧Processing gas supply unit

41‧‧‧氣體供應孔41‧‧‧ gas supply hole

42‧‧‧氣流通道42‧‧‧Air passage

43‧‧‧處理氣體供應埠43‧‧‧Processing gas supply埠

44‧‧‧複數開口44‧‧‧ plural openings

45‧‧‧處理氣體供應源45‧‧‧Processing gas supply

46‧‧‧處理氣體供應源46‧‧‧Processing gas supply

47‧‧‧處理氣體供應源47‧‧‧Processing gas supply

50‧‧‧天線單元50‧‧‧Antenna unit

51‧‧‧平面天線主體51‧‧‧ planar antenna body

52‧‧‧輻射線槽孔板52‧‧‧radiation slot plate

53‧‧‧介電板53‧‧‧ dielectric board

54‧‧‧共軸波導54‧‧‧Coaxial waveguide

54A‧‧‧外導體54A‧‧‧Outer conductor

54B‧‧‧內導體54B‧‧‧ Inner conductor

55‧‧‧微波產生器55‧‧‧Microwave generator

56‧‧‧複數槽孔56‧‧‧Multiple slots

56a‧‧‧槽孔56a‧‧‧Slot

56b‧‧‧槽孔56b‧‧‧Slot

100‧‧‧流程圖100‧‧‧ Flowchart

102‧‧‧步驟102‧‧‧Steps

104‧‧‧步驟104‧‧‧Steps

106‧‧‧步驟106‧‧‧Steps

108‧‧‧步驟108‧‧‧Steps

110‧‧‧步驟110‧‧‧Steps

112‧‧‧步驟112‧‧‧Steps

114‧‧‧步驟114‧‧‧Steps

200‧‧‧基板200‧‧‧Substrate

202‧‧‧第一蝕刻中止膜202‧‧‧First etching stop film

204‧‧‧第一氟碳化物膜204‧‧‧First fluorocarbon film

206‧‧‧第二氟碳化物膜206‧‧‧Second fluorocarbon film

208‧‧‧第二蝕刻中止膜208‧‧‧Second etching stop film

500‧‧‧電漿處理系統500‧‧‧Plastic Processing System

550‧‧‧電漿處理腔室550‧‧‧plasma processing chamber

551‧‧‧開口部551‧‧‧ openings

552‧‧‧基板夾持器552‧‧‧Substrate holder

553‧‧‧排出管線553‧‧‧Drainage line

554‧‧‧頂板554‧‧‧ top board

555‧‧‧真空泵555‧‧‧vacuum pump

556‧‧‧基板偏壓系統556‧‧‧Substrate bias system

557‧‧‧加熱器557‧‧‧heater

558‧‧‧基板558‧‧‧Substrate

559‧‧‧電漿區域559‧‧‧The plasma area

560‧‧‧槽孔天線560‧‧‧Slot antenna

560A‧‧‧槽孔560A‧‧‧Slot

561‧‧‧微波電源561‧‧‧Microwave power supply

562‧‧‧軸向部562‧‧‧Axial section

563‧‧‧波導563‧‧‧Band

563A‧‧‧圓形波導563A‧‧‧Circular waveguide

563B‧‧‧圓形波導563B‧‧‧Circular waveguide

563C‧‧‧共軸波導轉換器563C‧‧‧Coaxial Waveguide Converter

563D‧‧‧矩形波導563D‧‧‧Rectangular Waveguide

572‧‧‧氣體管線572‧‧‧ gas pipeline

599‧‧‧控制器599‧‧‧ Controller

700‧‧‧曲線700‧‧‧ Curve

710‧‧‧描跡710‧‧‧ trace

720‧‧‧描跡720‧‧‧ traces

800‧‧‧曲線800‧‧‧ curve

810‧‧‧描跡810‧‧‧ trace

820‧‧‧描跡820‧‧‧ trace

900‧‧‧曲線900‧‧‧ Curve

910‧‧‧描跡910‧‧‧ trace

920‧‧‧描跡920‧‧‧ traces

MFC1‧‧‧質量流速控制器MFC1‧‧‧Quality Flow Controller

MFC2‧‧‧質量流速控制器MFC2‧‧‧Quality Flow Controller

MFC3‧‧‧質量流速控制器MFC3‧‧‧Quality Flow Controller

MFC4‧‧‧質量流速控制器MFC4‧‧‧Quality Flow Controller

R1‧‧‧電漿產生區域R1‧‧‧plasma generation area

R2‧‧‧電漿擴散區域R2‧‧‧plasma diffusion area

V1‧‧‧閥門V1‧‧‧ valve

V2‧‧‧閥門V2‧‧‧ valve

V3‧‧‧閥門V3‧‧‧ valve

V4‧‧‧閥門V4‧‧‧ valve

W‧‧‧基板W‧‧‧Substrate

圖1為依據本發明之實施例的在基板上形成氟碳化物膜的流程圖;圖2A-2D示意性地顯示依據本發明之實施例的基板上之氟碳化物膜的形成;圖3為依據本發明之實施例的電漿處理系統之示意圖,該電漿處理系統含有輻射線槽孔天線(radial line slot antenna,RLSA)電漿源以供於基板上沉積氟碳化物膜;圖4為依據本發明之實施例的另一電漿處理系統的示意圖,該電漿處理系統含有輻射線槽孔天線(radial line slot antenna,RLSA)電漿源以於基板上沉積氟碳化物;圖5顯示圖4中的電漿處理系統之氣體供應單元的俯視圖;圖6顯示圖4中的電漿處理系統之天線部份的局部剖面圖;及圖7A-7C、圖8A-8C、圖9A-9C示意性地顯示依據本發明之 若干實施例於氟碳化物膜沉積期間的微波功率位準、基板夾持器溫度、及DC偏壓上的變化。1 is a flow chart for forming a fluorocarbon film on a substrate according to an embodiment of the present invention; and FIGS. 2A-2D schematically show the formation of a fluorocarbon film on a substrate according to an embodiment of the present invention; A schematic diagram of a plasma processing system according to an embodiment of the present invention, the plasma processing system comprising a radial line slot antenna (RLSA) plasma source for depositing a fluorocarbon film on the substrate; A schematic diagram of another plasma processing system according to an embodiment of the present invention, the plasma processing system comprising a radial line slot antenna (RLSA) plasma source for depositing fluorocarbon on the substrate; FIG. 6 is a partial cross-sectional view showing the antenna portion of the plasma processing system of FIG. 4; and FIGS. 7A-7C, FIGS. 8A-8C, and 9A-9C. Illustratively showing according to the invention Several embodiments show changes in microwave power level, substrate holder temperature, and DC bias during fluorocarbon film deposition.

100‧‧‧流程圖100‧‧‧ Flowchart

102‧‧‧步驟102‧‧‧Steps

104‧‧‧步驟104‧‧‧Steps

106‧‧‧步驟106‧‧‧Steps

108‧‧‧步驟108‧‧‧Steps

110‧‧‧步驟110‧‧‧Steps

112‧‧‧步驟112‧‧‧Steps

114‧‧‧步驟114‧‧‧Steps

Claims (20)

一種半導體裝置的形成方法,包含:在電漿處理腔室中的基板夾持器上提供基板,該電漿處理腔室含有微波天線、用以對該微波天線供電的微波功率源、用以對該基板夾持器施加射頻(radio frequency,RF)偏壓的RF偏壓源、及用以對該基板夾持器施加直流(direct current,DC)偏壓的DC電壓源;在該電漿處理腔室中引入含Ca Fb 氣體的第一處理氣體,其中a及b為正整數;藉由施加第一RF偏壓及第一正DC偏壓至該基板夾持器而自該第一處理氣體形成第一電漿;利用該第一電漿在該基板上沉積第一氟碳化物膜;在該電漿處理腔室中引入含Ca Fb 氣體的第二處理氣體,其中a及b為正整數;藉由施加微波功率至該微波天線、及施加第二RF偏壓及第二正DC偏壓至該基板夾持器而自該第二處理氣體形成第二電漿;及利用該第二電漿在該第一氟碳化物膜上沉積第二氟碳化物膜。A method of forming a semiconductor device, comprising: providing a substrate on a substrate holder in a plasma processing chamber, the plasma processing chamber comprising a microwave antenna, a microwave power source for supplying power to the microwave antenna, The substrate holder applies an RF bias source of a radio frequency (RF) bias, and a DC voltage source for applying a direct current (DC) bias to the substrate holder; Introducing a first process gas containing C a F b gas in the chamber, wherein a and b are positive integers; from the first by applying a first RF bias and a first positive DC bias to the substrate holder Processing gas to form a first plasma; depositing a first fluorocarbon film on the substrate by using the first plasma; introducing a second processing gas containing C a F b gas into the plasma processing chamber, wherein b is a positive integer; forming a second plasma from the second process gas by applying microwave power to the microwave antenna, and applying a second RF bias and a second positive DC bias to the substrate holder; and utilizing The second plasma deposits a second fluorocarbon film on the first fluorocarbon film. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一電漿係於不施加微波功率至該微波天線的情況下形成。 The method of forming a semiconductor device according to claim 1, wherein the first plasma is formed without applying microwave power to the microwave antenna. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一正DC偏壓大於該第二正DC偏壓。 A method of forming a semiconductor device according to claim 1, wherein the first positive DC bias is greater than the second positive DC bias. 如申請專利範圍第3項之半導體裝置的形成方法,其中該第一正DC偏壓等於或大於3kV。 A method of forming a semiconductor device according to claim 3, wherein the first positive DC bias is equal to or greater than 3 kV. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一氟碳化物膜在第一基板夾持器溫度沉積,且該第二氟碳化物膜在低於該第一基板夾持器溫度的第二基板夾持器溫度沉積。 The method of forming a semiconductor device according to claim 1, wherein the first fluorocarbon film is deposited at a temperature of the first substrate holder, and the second fluorocarbon film is lower than the first substrate holder The temperature of the second substrate holder is deposited. 如申請專利範圍1項之半導體裝置的形成方法,其中該微波天線包含輻射線槽孔天線(radial line slot antenna,RLSA)。 The method of forming a semiconductor device according to claim 1, wherein the microwave antenna comprises a radial line slot antenna (RLSA). 如申請專利範圍第1項之半導體裝置的形成方法,其中該Ca Fb 氣體係選自C4 F4 、C4 F6 、C6 F6 及C5 F8The method of forming a semiconductor device according to claim 1, wherein the C a F b gas system is selected from the group consisting of C 4 F 4 , C 4 F 6 , C 6 F 6 and C 5 F 8 . 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一及第二處理氣體含有相同的Ca Fb 氣體。The method of forming a semiconductor device according to claim 1, wherein the first and second process gases contain the same C a F b gas. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一及第二處理氣體更含有氬(Ar)、氮(N2 )、或Ar及N2 兩者。The method of forming a semiconductor device according to claim 1, wherein the first and second processing gases further comprise argon (Ar), nitrogen (N 2 ), or both Ar and N 2 . 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一氟碳化物膜之厚度小於該第二氟碳化物膜之厚度。 The method of forming a semiconductor device according to claim 1, wherein the thickness of the first fluorocarbon film is smaller than the thickness of the second fluorocarbon film. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一氟碳化物膜之厚度為20nm或更小,且其中該第二氟碳化物膜之厚度為30nm或更大。 The method of forming a semiconductor device according to claim 1, wherein the first fluorocarbon film has a thickness of 20 nm or less, and wherein the second fluorocarbon film has a thickness of 30 nm or more. 如申請專利範圍第1項之半導體裝置的形成方法,其中該第一氟碳化物膜之沉積速率低於該第二氟碳化物膜之沉積速率。 The method of forming a semiconductor device according to claim 1, wherein a deposition rate of the first fluorocarbon film is lower than a deposition rate of the second fluorocarbon film. 一種半導體裝置的形成方法,包含:在電漿處理腔室中的基板夾持器上提供基板,該電漿處理腔室含有微波天線、用以對該微波天線供電的微波功率源、用以對該基板夾持器施加射頻(RF)偏壓的RF偏壓源、及用以對該基板夾持器施加直流(DC)偏壓的DC電壓源;在該電漿處理腔室中引入含Ca Fb 氣體的處理氣體,其中a及b為正整數;藉由施加RF偏壓及正DC偏壓至該基板夾持器而自該處理氣體形成電漿;施加微波功率至該微波天線;及利用該電漿在該基板上沉積氟碳化物膜,其中所施加之微波功率係於該沉積期間自第一微波功率位準上升至第二微波功率位準。A method of forming a semiconductor device, comprising: providing a substrate on a substrate holder in a plasma processing chamber, the plasma processing chamber comprising a microwave antenna, a microwave power source for supplying power to the microwave antenna, The substrate holder applies a radio frequency (RF) biased RF bias source, and a DC voltage source for applying a direct current (DC) bias to the substrate holder; introducing a C in the plasma processing chamber a processing gas of F b gas, wherein a and b are positive integers; forming a plasma from the processing gas by applying an RF bias and a positive DC bias to the substrate holder; applying microwave power to the microwave antenna; And depositing a fluorocarbon film on the substrate using the plasma, wherein the applied microwave power is raised from the first microwave power level to the second microwave power level during the deposition. 專利範圍第13項之半導體裝置的形成方法,其中該電漿係於不施加微波功率至該微波天線的情況下形成。 The method of forming a semiconductor device according to Item 13, wherein the plasma is formed without applying microwave power to the microwave antenna. 專利範圍第13項之半導體裝置的形成方法,更包含:於該沉積期間使該正DC偏壓自第一正DC偏壓減少至第二正DC偏 壓。 The method for forming a semiconductor device of claim 13, further comprising: reducing the positive DC bias from the first positive DC bias to the second positive DC bias during the depositing Pressure. 專利範圍第13項之半導體裝置的形成方法,更包含:於該沉積期間使該基板夾持器之溫度自第一基板夾持器溫度減少至第二基板夾持器溫度。 The method for forming a semiconductor device according to claim 13 , further comprising: reducing a temperature of the substrate holder from a first substrate holder temperature to a second substrate holder temperature during the deposition. 專利範圍第13項之半導體裝置的形成方法,其中該微波天線包含輻射線槽孔天線(radial line slot antenna,RLSA)。 The method of forming a semiconductor device according to claim 13, wherein the microwave antenna comprises a radial line slot antenna (RLSA). 專利範圍第13項之半導體裝置的形成方法,其中該Ca Fb 氣體係選自C4 F4 、C4 F6 、C6 F6 及C5 F8The method of forming a semiconductor device according to claim 13, wherein the C a F b gas system is selected from the group consisting of C 4 F 4 , C 4 F 6 , C 6 F 6 and C 5 F 8 . 專利範圍第13項之半導體裝置的形成方法,其中該處理氣體更含有氬(Ar)、氮(N2 )、或Ar及N2 兩者。The method of forming a semiconductor device according to Item 13, wherein the processing gas further contains argon (Ar), nitrogen (N 2 ), or both Ar and N 2 . 專利範圍第13項之半導體裝置的形成方法,其中該氟碳化物膜之沉積速率於該沉積期間增加。 The method of forming a semiconductor device according to Item 13, wherein the deposition rate of the fluorocarbon film is increased during the deposition.
TW101109099A 2011-03-18 2012-03-16 Method for controlling dangling bonds in fluorocarbon films TWI469199B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US201161454320P 2011-03-18 2011-03-18

Publications (2)

Publication Number Publication Date
TW201241901A TW201241901A (en) 2012-10-16
TWI469199B true TWI469199B (en) 2015-01-11

Family

ID=46879696

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101109099A TWI469199B (en) 2011-03-18 2012-03-16 Method for controlling dangling bonds in fluorocarbon films

Country Status (2)

Country Link
TW (1) TWI469199B (en)
WO (1) WO2012129122A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW469574B (en) * 2000-12-08 2001-12-21 Nat Science Council Manufacturing process of low K material
TW200509250A (en) * 2003-08-01 2005-03-01 Applied Materials Inc Selective etching of carbon-doped low-k dielectrics
TW200705127A (en) * 2005-05-10 2007-02-01 Lam Res Corp Method for resist strip in presence of regular low k and/or porous low k dielectric materials
TWI279861B (en) * 2004-05-11 2007-04-21 Applied Materials Inc Carbon-doped-Si oxide etch using H2 additive in fluorocarbon etch chemistry
US20100090315A1 (en) * 2006-12-01 2010-04-15 Tokyo Electron Limited Film forming method, film forming apparatus, storage medium and semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4624736A (en) * 1984-07-24 1986-11-25 The United States Of America As Represented By The United States Department Of Energy Laser/plasma chemical processing of substrates
EP1898455B1 (en) * 2005-06-20 2013-05-15 Tohoku University Process for producing an interlayer insulating film

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW469574B (en) * 2000-12-08 2001-12-21 Nat Science Council Manufacturing process of low K material
TW200509250A (en) * 2003-08-01 2005-03-01 Applied Materials Inc Selective etching of carbon-doped low-k dielectrics
TWI279861B (en) * 2004-05-11 2007-04-21 Applied Materials Inc Carbon-doped-Si oxide etch using H2 additive in fluorocarbon etch chemistry
TW200705127A (en) * 2005-05-10 2007-02-01 Lam Res Corp Method for resist strip in presence of regular low k and/or porous low k dielectric materials
US20100090315A1 (en) * 2006-12-01 2010-04-15 Tokyo Electron Limited Film forming method, film forming apparatus, storage medium and semiconductor device

Also Published As

Publication number Publication date
WO2012129122A1 (en) 2012-09-27
TW201241901A (en) 2012-10-16

Similar Documents

Publication Publication Date Title
JP4256763B2 (en) Plasma processing method and plasma processing apparatus
US10930472B2 (en) Methods for forming a metal silicide interconnection nanowire structure
US20170011887A1 (en) Uv-assisted reactive ion etch for copper
KR101957348B1 (en) Plasma processing apparatus and plasma processing method
KR20010075566A (en) Semiconductor device and method for manufacturing the same
WO2005069367A1 (en) Method for manufacturing semiconductor device and film-forming system
US20060003565A1 (en) Method and apparatus for manufacturing semiconductor device
US8962454B2 (en) Method of depositing dielectric films using microwave plasma
JP2021520639A (en) Carbon hardmasks and related methods for patterning applications
US8435882B2 (en) Film forming method for a semiconductor
JP2008211079A (en) Barrier film and forming method thereof, and multilayer interconnection structure and manufacturing method thereof
EP2863416A1 (en) Method for etching copper layer
JP2004363558A (en) Manufacturing method of semiconductor device, and cleaning method of plasma etching device
US8609552B2 (en) Method for controlling dangling bonds in fluorocarbon films
WO2004017396A1 (en) Method of forming insulation film on semiconductor substrate
TWI469199B (en) Method for controlling dangling bonds in fluorocarbon films
TW201829821A (en) High-pressure annealing and reducing wet etch rates
KR20090094363A (en) Etching method and recording medium
JP5935227B2 (en) Semiconductor device manufacturing method and semiconductor device
KR20060105588A (en) Method for treating silicone-based material to be treated, treatment apparatus and method for manufacturing semiconductor device
US8691709B2 (en) Method of forming metal carbide barrier layers for fluorocarbon films
US20050150863A1 (en) Etching method and etching apparatus
JP2019102508A (en) Method and apparatus for forming boron-based film
JP2019062045A (en) Planarization method for boron-based film and formation method for boron-based film
KR20160138078A (en) Film forming method, semiconductor device manufacturing method, and semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees