TWI467645B - Chemical mechanical polishing method and system - Google Patents

Chemical mechanical polishing method and system Download PDF

Info

Publication number
TWI467645B
TWI467645B TW99128538A TW99128538A TWI467645B TW I467645 B TWI467645 B TW I467645B TW 99128538 A TW99128538 A TW 99128538A TW 99128538 A TW99128538 A TW 99128538A TW I467645 B TWI467645 B TW I467645B
Authority
TW
Taiwan
Prior art keywords
grinding
size
semiconductor elements
semiconductor
objects
Prior art date
Application number
TW99128538A
Other languages
Chinese (zh)
Other versions
TW201209901A (en
Inventor
Meng Yi Shen
Liang Yu Hu
Tsung Hsuan Ho
Sheng I Tseng
Original Assignee
Macronix Int Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix Int Co Ltd filed Critical Macronix Int Co Ltd
Priority to TW99128538A priority Critical patent/TWI467645B/en
Publication of TW201209901A publication Critical patent/TW201209901A/en
Application granted granted Critical
Publication of TWI467645B publication Critical patent/TWI467645B/en

Links

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Constituent Portions Of Griding Lathes, Driving, Sensing And Control (AREA)

Description

化學機械研磨方法與系統Chemical mechanical polishing method and system

本發明係關於一種化學機械研磨方法與系統,特別是關於化學機械研磨製程的先進製程控制。This invention relates to a chemical mechanical polishing process and system, and more particularly to advanced process control for chemical mechanical polishing processes.

由於半導體元件的尺寸不斷縮小,因而於半導體製程中元件的表面全區平坦化(Global Planarization)的重要性也日益提升。目前最普遍採用的晶圓表面全區平坦化方法是化學機械研磨(Chemical Mechanical Polishing,CMP)製程,其係將晶圓表面壓在佈滿研磨液的研磨墊上旋轉,以將整個晶圓的表面平坦化。As the size of semiconductor components continues to shrink, the importance of global planarization of components in semiconductor processes is increasing. At present, the most common wafer surface planarization method is the Chemical Mechanical Polishing (CMP) process, which rotates the surface of the wafer on a polishing pad filled with polishing liquid to rotate the surface of the entire wafer. flattened.

採用CMP製程來研磨一半導體元件時,研磨時間過久會造成過度研磨(Over Polish),此時元件上各金屬線的阻值將過高而減慢元件速度,且其上的介電層也會嚴重受損;而當研磨的時間不夠久,造成介電層上的金屬未完全除去時,即稱研磨不足(Under Polish)現象,亦會影響元件性能。因此,於CMP製程中控制元件被研磨的厚度,可避免產生上述過度研磨或研磨不足的現象,以提高產品的良率。When a semiconductor component is polished by a CMP process, the polishing time is too long to cause over Polishing. At this time, the resistance of each metal line on the device is too high to slow down the component speed, and the dielectric layer thereon is also It will be seriously damaged; when the grinding time is not long enough, the metal on the dielectric layer is not completely removed, which is called Under Polish phenomenon, which will also affect the performance of the component. Therefore, in the CMP process, the thickness of the control element is ground, and the above-mentioned excessive grinding or insufficient grinding phenomenon can be avoided to improve the yield of the product.

請參照第一圖,其為習知技術於CMP製程中控制研磨厚度的方法,此方法係使用回饋控制來調整晶圓的研磨時間。首先,取2~3片晶圓進行厚度測量與研磨測試(步驟10),並以此測試結果估計第一批次(Lot)晶圓的最佳研磨時間(步驟11),以該經估計的最佳研磨時間來研磨該第一批次晶圓(步驟12),當該第一批次晶圓完成CMP研磨製程後,再抽樣量測該第一批次晶圓的研磨後之厚度(步驟13),並將此量測結果回饋給下一批次晶圓,以估計下一批次晶圓之最佳研磨時間(步驟14)。Please refer to the first figure, which is a conventional method for controlling the thickness of the polishing in the CMP process. The method uses feedback control to adjust the polishing time of the wafer. First, take 2~3 wafers for thickness measurement and grinding test (step 10), and use this test result to estimate the optimal grinding time of the first batch (Lot) wafer (step 11), with the estimated Optimum grinding time to grind the first batch of wafers (step 12), and after the first batch of wafers completes the CMP polishing process, re-sampling the thickness of the first batch of wafers after polishing (steps) 13), and the feedback result is fed back to the next batch of wafers to estimate the optimal grinding time of the next batch of wafers (step 14).

如上所述,在習知的CMP控制方法中,僅以抽樣方式估計第一批次晶圓的研磨參數,因此造成高良率損失(yield loss);此外,採用回饋控制系統來估計後續批次晶圓的研磨參數,不但成本較高,且僅對一批次晶圓提供一估計的研磨時間亦無法精準控制每一片晶圓的研磨厚度,因而無法顯著降低研磨失敗率。As described above, in the conventional CMP control method, the grinding parameters of the first batch of wafers are estimated only by sampling, thereby causing high yield loss; in addition, the feedback control system is used to estimate the subsequent batch crystals. The round grinding parameters are not only costly, but also provide an estimated grinding time for a batch of wafers and can not accurately control the grinding thickness of each wafer, thus failing to significantly reduce the grinding failure rate.

為解決上述習知技術的問題,本發明提出一種化學機械研磨方法與系統,以提高半導體元件製程之效率、精確性及穩定性。In order to solve the above problems of the prior art, the present invention proposes a chemical mechanical polishing method and system to improve the efficiency, accuracy and stability of the semiconductor component process.

本發明提出一種化學機械研磨方法與系統,無需採用習知技術的回饋控制流程,可精確地控制CMP製程中的元件研磨厚度,進而顯著降低良率損失並提高產品品質。The invention provides a chemical mechanical polishing method and system, which can accurately control the grinding thickness of components in the CMP process without using the feedback control flow of the prior art, thereby significantly reducing the yield loss and improving the product quality.

本發明之一方面提供一種化學機械研磨方法,包含下列步驟:提供複數半導體元件;取得該複數半導體元件中的每一半導體元件之一尺寸;以及依據該每一半導體元件之該尺寸來研磨該每一半導體元件。One aspect of the present invention provides a chemical mechanical polishing method comprising the steps of: providing a plurality of semiconductor elements; obtaining a size of one of each of the plurality of semiconductor elements; and grinding the each according to the size of each of the semiconductor elements A semiconductor component.

本發明之另一方面提供一種用於一化學機械研磨製程之方法,該方法包含下列步驟:提供複數物件,其中每一物件具有一物理參數;取得所有該複數物件之該等物理參數;以及依據該每一物件之該物理參數以決定該每一物件所專有之研磨參數。Another aspect of the present invention provides a method for a chemical mechanical polishing process, the method comprising the steps of: providing a plurality of articles, wherein each object has a physical parameter; obtaining the physical parameters of all of the plurality of objects; The physical parameter of each item determines the grinding parameters that are specific to each item.

本發明之再一方面提供一種化學機械研磨系統,該系統用以研磨複數物件,並包含一量測裝置、一決定裝置與一研磨裝置;該量測裝置係用以取得該複數物件中的每一物件所具有的一物理參數;該決定裝置係與該量測裝置相連接,用以依據該每一物件之該物理參數來決定該每一物件所專有之研磨參數;該研磨裝置係與該決定裝置相連接,用以依據該每一物件所專有之研磨參數來研磨該每一物件。A further aspect of the present invention provides a chemical mechanical polishing system for polishing a plurality of articles, and comprising a measuring device, a determining device and a grinding device; the measuring device is configured to obtain each of the plurality of objects a physical parameter of an object; the determining device is coupled to the measuring device for determining a grinding parameter specific to each object according to the physical parameter of each object; the grinding device is The decision device is coupled for grinding the article in accordance with the grinding parameters specific to each article.

本發明得藉由下列之圖式及具體實施例的詳細說明,俾得一更深入之了解:The invention can be further understood by the following drawings and detailed description of specific embodiments:

本發明之技術手段將詳細說明如下,相信本發明之目的、特徵與特點,當可由此得一深入且具體之了解,然而下列實施例與圖示僅提供參考與說明用,並非用來對本發明加以限制。The technical means of the present invention will be described in detail below. It is believed that the objects, features, and characteristics of the present invention will become more apparent and understood. Limit it.

請參考第二圖(A),其為本發明之化學機械研磨方法的一實施例。該化學機械研磨方法包括下列步驟:提供複數半導體元件(步驟20);利用量測機台或其他CMP製程中的元件量測手段,來取得該複數半導體元件中的每一半導體元件之一尺寸(步驟21);以及,依據得自步驟21的該每一半導體元件之該尺寸來研磨該每一半導體元件(步驟22)。Please refer to the second figure (A), which is an embodiment of the chemical mechanical polishing method of the present invention. The chemical mechanical polishing method includes the steps of: providing a plurality of semiconductor elements (step 20); using a measuring device in a measuring machine or other CMP process to obtain a size of each of the plurality of semiconductor elements ( Step 21); and, aligning each of the semiconductor elements in accordance with the size of each of the semiconductor elements obtained in step 21 (step 22).

根據上述構想,該複數半導體元件例如為複數晶圓,亦可為適用於CMP製程的其他待研磨物件。According to the above concept, the plurality of semiconductor elements are, for example, a plurality of wafers, and may be other objects to be polished suitable for the CMP process.

舉例來說,步驟21的量測方式為:逐一量測該每一半導體元件之該尺寸以取得每一半導體元件的一尺寸數據,該尺寸數據可包含該半導體元件的一厚度,或是該半導體元件中各材料層的厚度,該厚度例如以埃()為單位。For example, the measuring method of step 21 is: measuring the size of each semiconductor component one by one to obtain a size data of each semiconductor component, the size data may include a thickness of the semiconductor component, or the semiconductor The thickness of each material layer in the component, such as in angstroms ( ) is the unit.

請參考第二圖(B),其為第二圖(A)中步驟22的一實施例。步驟22可包括下列步驟:定義複數尺寸區間,每一尺寸區間各自對應一特定研磨配方(步驟221);根據該每一半導體元件之該尺寸所屬的尺寸區間以及該每一尺寸區間所對應的該特定研磨配方,來為該每一半導體元件提供一分別的研磨配方(步驟222);以及依據該分別的研磨配方來研磨該每一半導體元件(步驟223)。Please refer to the second figure (B), which is an embodiment of step 22 in the second figure (A). Step 22 may include the steps of: defining a plurality of size intervals, each size interval corresponding to a specific polishing recipe (step 221); and a size interval to which the size of each semiconductor element belongs and the corresponding corresponding to each size interval A particular abrasive formulation is provided to provide a separate polishing recipe for each of the semiconductor components (step 222); and polishing each of the semiconductor components in accordance with the respective polishing recipe (step 223).

根據上述構想,該尺寸區間的設定與特定研磨配方的對應表例如表一所示,並且可依各種不同的待研磨物件種類或研磨機台參數來設計或調整對應表的內容。According to the above concept, the correspondence between the setting of the size interval and the specific polishing recipe is as shown in Table 1, and the content of the corresponding table can be designed or adjusted according to various types of objects to be polished or grinding machine parameters.

表一中的X代表當所測量到的一元件厚度未落在預設的區間時,系統就不會為該元件產生研磨配方。The X in Table 1 means that when the measured thickness of a component does not fall within a preset interval, the system does not produce an abrasive formulation for the component.

根據上述構想,該分別的研磨配方包含對每一半導體元件的一研磨時間,另外還可包括溫度、壓力或研磨材料等其他研磨參數;所述尺寸區間可包含至少20個區間;且所述尺寸區間的一區間差例如為約100埃()。需注意的是,所述尺寸區間所包含的區間數量以及每一區間之間的該區間差皆可依研磨製程的實際需要來設計。According to the above concept, the separate polishing recipe includes a grinding time for each semiconductor component, and may further include other grinding parameters such as temperature, pressure or abrasive material; the size interval may include at least 20 intervals; and the size An interval difference of the interval is, for example, about 100 angstroms ( ). It should be noted that the number of intervals included in the size interval and the interval difference between each interval can be designed according to the actual needs of the grinding process.

請參考第三圖,其為本發明之化學機械研磨方法的另一實施例。該化學機械研磨方法包括下列步驟:提供複數待研磨的物件(步驟31),其中該複數物件中的每一物件具有一物理參數;取得所有該複數物件之該等物理參數(步驟32);以及依據該每一物件之該物理參數以決定該每一物件所專有之研磨參數(步驟33);其中步驟32例如為:逐一量測該每一物件之一尺寸以取得所有該複數物件之該等物理參數;其中該物理參數至少包含該物件的一厚度,以及該研磨參數至少包含一研磨時間。Please refer to the third figure, which is another embodiment of the chemical mechanical polishing method of the present invention. The chemical mechanical polishing method includes the steps of: providing a plurality of articles to be ground (step 31), wherein each of the plurality of objects has a physical parameter; obtaining the physical parameters of all of the plurality of objects (step 32); Determining the grinding parameters specific to each object according to the physical parameter of each object (step 33); wherein step 32 is, for example, measuring one size of each object one by one to obtain all of the plurality of objects And a physical parameter; wherein the physical parameter comprises at least a thickness of the object, and the grinding parameter comprises at least one grinding time.

根據上述構想,該物件係為一半導體元件,例如為一晶圓。According to the above concept, the object is a semiconductor component, such as a wafer.

請參考第四圖,其為本發明之化學機械研磨系統的一實施例。該化學機械研磨系統4包含:一量測裝置41,用以取得複數待研磨的物件中的每一物件所具有的一物理參數;一決定裝置42,與該量測裝置41相連接,用以依據該每一物件之該物理參數來決定該每一物件所專有之研磨參數;以及一研磨裝置43,與該決定裝置42相連接,用以依據該每一物件所專有之研磨參數來研磨該每一物件。於第四圖中,箭頭方向代表物件在化學機械研磨系統4中的輸送方向。Please refer to the fourth figure, which is an embodiment of the chemical mechanical polishing system of the present invention. The chemical mechanical polishing system 4 includes: a measuring device 41 for obtaining a physical parameter of each of the plurality of objects to be ground; a determining device 42 coupled to the measuring device 41 for Determining the grinding parameters specific to each object according to the physical parameter of each object; and a grinding device 43 coupled to the determining device 42 for determining the grinding parameters specific to each object Grinding each item. In the fourth figure, the direction of the arrow represents the direction of transport of the article in the chemical mechanical polishing system 4.

根據上述構想,該決定裝置42例如為一研磨配方產生器,其可內建或由操作人員輸入例如表一的一對應表40,當該決定裝置42自該量測裝置41接收到該每一物件之該物理參數後,即可根據該每一物件之該物理參數以及該對應表40為該每一物件產生特定研磨配方,該特定研磨配方即包含該每一物件所專有之研磨參數。In accordance with the above concept, the decision device 42 is, for example, a polishing recipe generator that can be built in or input by an operator, such as a correspondence table 40 of Table 1, when the decision device 42 receives each of the measurements from the measurement device 41. After the physical parameter of the object, a specific grinding recipe can be generated for each object according to the physical parameter of the object and the correspondence table 40, and the specific grinding recipe includes the grinding parameters exclusive to each object.

根據上述構想,該物件係為一半導體元件,例如為一晶圓;該每一元件的該物理參數至少包含該每一物件的一厚度,且該研磨參數至少包含一研磨時間。According to the above concept, the object is a semiconductor component, such as a wafer; the physical parameter of each component includes at least a thickness of each object, and the polishing parameter includes at least one polishing time.

請參考第五圖(A)與第五圖(B),其中第五圖(A)所示為25批次的晶圓之每一批次晶圓於研磨前的平均厚度,第五圖(B)則為使用本發明之化學機械研磨方法及系統研磨所述25批次的晶圓之後,每一批次晶圓的平均厚度,可看出使用本發明之研磨方法及系統能使研磨完成的半導體元件之厚度相當平均。Please refer to Figure 5 (A) and Figure 5 (B). Figure 5 (A) shows the average thickness of each batch of 25 wafers before grinding. Figure 5 ( B) that, after grinding the 25 batches of wafers using the chemical mechanical polishing method and system of the present invention, the average thickness of each batch of wafers can be seen to enable the grinding to be completed using the polishing method and system of the present invention. The thickness of the semiconductor components is quite average.

綜上所述,相較於習知技術的閉迴路(closed-loop)控制系統根據回授訊號來研磨每批物件,本發明採用開迴路(open-loop)的自動化系統來對CMP製程中每一待研磨物件產生一研磨配方,具有降低系統機構複雜度同時精確控制元件研磨厚度的優勢。是以,本發明顯較目前存在之各種習知技術為優,殊為一極具產業價值之創作。In summary, the closed-loop control system of the prior art grinds each batch of objects according to the feedback signal. The present invention uses an open-loop automation system for each CMP process. An abrasive article produces an abrasive formulation that has the advantage of reducing system complexity while accurately controlling the thickness of the component. Therefore, the present invention is superior to various conventional technologies existing at present, and is uniquely an industrial value creation.

雖然本發明已以數個較佳實施例揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。While the invention has been described above in terms of several preferred embodiments, it is not intended to limit the invention, and the invention may be modified and modified without departing from the spirit and scope of the invention. The scope of the invention is defined by the scope of the appended claims.

10...取2~3片晶圓量測厚度與研磨測試的步驟10. . . Take 2~3 wafers to measure thickness and grinding test steps

11...估計第一批次晶圓的最佳研磨時間的步驟11. . . Steps to estimate the optimal grinding time for the first batch of wafers

12...研磨第一批次晶圓的步驟12. . . Steps to grind the first batch of wafers

13...抽樣量測第一批次晶圓之厚度的步驟13. . . Steps to sample the thickness of the first batch of wafers

14...估計下一批次晶圓的最佳研磨時間的步驟14. . . Steps to estimate the optimal grinding time for the next batch of wafers

20...提供複數半導體元件的步驟20. . . Step of providing a plurality of semiconductor components

21...取得每一半導體之尺寸的步驟twenty one. . . Steps to obtain the dimensions of each semiconductor

22...依據每一半導體元件之該尺寸來研磨該每一半導體元件的步驟twenty two. . . The step of grinding each of the semiconductor elements in accordance with the size of each of the semiconductor elements

221...定義複數尺寸區間的步驟221. . . Steps to define a complex size interval

222...依據每一半導體元件之尺寸所屬的尺寸區間提供分別的研磨配方的步驟222. . . The steps of providing separate grinding recipes according to the size interval to which each semiconductor component belongs

223...依據該分別的研磨配方來研磨每一半導體元件的步驟223. . . The step of grinding each semiconductor component according to the respective polishing recipe

31...提供複數物件的步驟31. . . Steps to provide multiple objects

32...取得所有物件之物理參數的步驟32. . . Steps to get the physical parameters of all objects

33...依據每一物件之物理參數以決定每一物件所專有之研磨參數的步驟33. . . The step of determining the grinding parameters specific to each object based on the physical parameters of each object

4...化學機械研磨系統4. . . Chemical mechanical polishing system

40...對應表40. . . Correspondence table

41...量測裝置41. . . Measuring device

42...決定裝置42. . . Decision device

43...研磨裝置43. . . Grinding device

第一圖:習知技術的化學機械研磨製程;First: Chemical mechanical polishing process of the prior art;

第二圖(A):本案化學機械研磨方法的一實施例;Figure 2 (A): an embodiment of the chemical mechanical polishing method of the present invention;

第二圖(B):第二圖(A)中的步驟22的一實施例;Second diagram (B): an embodiment of step 22 in the second diagram (A);

第三圖:本案化學機械研磨方法的另一實施例;Third: another embodiment of the chemical mechanical polishing method of the present invention;

第四圖:本案化學機械研磨系統的一示意圖;Figure 4: A schematic view of the chemical mechanical polishing system of this case;

第五圖(A):複數批次晶圓於研磨前的平均厚度的示意圖;及Figure 5 (A): Schematic diagram of the average thickness of a plurality of wafers before grinding; and

第五圖(B):使用本發明之化學機械研磨方法及系統研磨後的複數批次晶圓的平均厚度的示意圖。Fifth Figure (B): Schematic diagram of the average thickness of a plurality of wafers after polishing using the chemical mechanical polishing method and system of the present invention.

20...提供複數半導體元件的步驟20. . . Step of providing a plurality of semiconductor components

21...取得每一半導體之尺寸的步驟twenty one. . . Steps to obtain the dimensions of each semiconductor

22...依據每一半導體元件之該尺寸來研磨該每一半導體元件的步驟twenty two. . . The step of grinding each of the semiconductor elements in accordance with the size of each of the semiconductor elements

Claims (20)

一種化學機械研磨方法,包含:提供複數半導體元件;取得該複數半導體元件中的每一半導體元件之一尺寸;以及依據該每一半導體元件之該尺寸來研磨該每一半導體元件。A chemical mechanical polishing method comprising: providing a plurality of semiconductor elements; obtaining a size of one of each of the plurality of semiconductor elements; and grinding each of the semiconductor elements in accordance with the size of each of the semiconductor elements. 如申請專利範圍第1項所述的方法,其中該複數半導體元件係為複數晶圓。The method of claim 1, wherein the plurality of semiconductor elements are a plurality of wafers. 如申請專利範圍第1項所述的方法,其中所述取得該每一半導體元件之該尺寸的步驟包含逐一量測該每一半導體元件之該尺寸。The method of claim 1, wherein the step of obtaining the size of each of the semiconductor elements comprises measuring the size of each of the semiconductor elements one by one. 如申請專利範圍第1項所述的方法,其中該尺寸包含該每一半導體元件的一厚度。The method of claim 1, wherein the size comprises a thickness of each of the semiconductor elements. 如申請專利範圍第1項所述的方法,其中研磨該每一半導體元件的步驟包含:依據該每一半導體元件之該尺寸為該每一半導體元件提供一分別的研磨配方;以及依據該分別的研磨配方來研磨該每一半導體元件。The method of claim 1, wherein the step of grinding each of the semiconductor elements comprises: providing a separate polishing recipe for each of the semiconductor elements in accordance with the size of each of the semiconductor elements; and The formulation is ground to grind the each semiconductor component. 如申請專利範圍第5項所述的方法,其中該分別的研磨配方包含一研磨時間。The method of claim 5, wherein the separate abrasive formulation comprises a milling time. 如申請專利範圍第5項所述的方法,其中所述提供該分別的研磨配方之步驟包含下列步驟:定義複數尺寸區間,每一尺寸區間各自對應一特定研磨配方;以及根據該每一半導體元件之該尺寸所屬的尺寸區間以及該每一尺寸區間所對應的該特定研磨配方,來為該每一半導體元件提供該分別的研磨配方。The method of claim 5, wherein the step of providing the separate abrasive formulation comprises the steps of: defining a plurality of size intervals, each size interval corresponding to a particular abrasive formulation; and according to each of the semiconductor components The size interval to which the size belongs and the particular polishing recipe corresponding to each size interval provide the respective polishing recipe for each of the semiconductor components. 如申請專利範圍第7項所述的方法,其中所述尺寸區間包含至少20個區間。The method of claim 7, wherein the size interval comprises at least 20 intervals. 如申請專利範圍第7項所述的方法,其中所述尺寸區間的一區間差為100埃()。The method of claim 7, wherein the interval of the size interval is 100 angstroms ( ). 一種用於一化學機械研磨製程之方法,該方法包含:提供複數物件,其中該複數物件中的每一物件具有一物理參數;取得所有該複數物件之該等物理參數;以及依據該每一物件之該物理參數以決定該每一物件所專有之研磨參數。A method for a chemical mechanical polishing process, the method comprising: providing a plurality of articles, wherein each of the plurality of objects has a physical parameter; obtaining the physical parameters of all of the plurality of objects; and The physical parameters are used to determine the grinding parameters that are specific to each object. 如申請專利範圍第10項所述的方法,其中該物件係為一半導體元件。The method of claim 10, wherein the object is a semiconductor component. 如申請專利範圍第10項所述的方法,其中該物件係為一晶圓。The method of claim 10, wherein the object is a wafer. 如申請專利範圍第10項所述的方法,更包含下列步驟:逐一量測該每一物件之一尺寸以取得所有該複數物件之該等物理參數。The method of claim 10, further comprising the step of measuring one of the dimensions of each of the objects one by one to obtain the physical parameters of all of the plurality of objects. 如申請專利範圍第10項所述的方法,其中該物理參數包含該物件的一厚度。The method of claim 10, wherein the physical parameter comprises a thickness of the object. 如申請專利範圍第10項所述的方法,其中該研磨參數包含一研磨時間。The method of claim 10, wherein the grinding parameter comprises a grinding time. 一種化學機械研磨系統,包含:一量測裝置,用以取得複數物件中的每一物件所具有的一物理參數;一決定裝置,與該量測裝置相連接,用以依據該每一物件之該物理參數來決定該每一物件所專有之研磨參數;以及一研磨裝置,與該決定裝置相連接,用以依據該每一物件所專有之研磨參數來研磨該每一物件。A chemical mechanical polishing system comprising: a measuring device for obtaining a physical parameter of each of the plurality of objects; a determining device coupled to the measuring device for relying on each of the objects The physical parameters determine the grinding parameters specific to each item; and a grinding device coupled to the determining device for grinding the object according to the grinding parameters specific to each of the items. 如申請專利範圍第16項所述的系統,其中該物件係為一半導體元件。The system of claim 16, wherein the object is a semiconductor component. 如申請專利範圍第16項所述的系統,其中該物件係為一晶圓。The system of claim 16, wherein the object is a wafer. 如申請專利範圍第16項所述的系統,其中該物理參數包含該物件的一厚度。The system of claim 16 wherein the physical parameter comprises a thickness of the article. 如申請專利範圍第16項所述的系統,其中該研磨參數包含一研磨時間。The system of claim 16, wherein the grinding parameter comprises a grinding time.
TW99128538A 2010-08-25 2010-08-25 Chemical mechanical polishing method and system TWI467645B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99128538A TWI467645B (en) 2010-08-25 2010-08-25 Chemical mechanical polishing method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99128538A TWI467645B (en) 2010-08-25 2010-08-25 Chemical mechanical polishing method and system

Publications (2)

Publication Number Publication Date
TW201209901A TW201209901A (en) 2012-03-01
TWI467645B true TWI467645B (en) 2015-01-01

Family

ID=46763803

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99128538A TWI467645B (en) 2010-08-25 2010-08-25 Chemical mechanical polishing method and system

Country Status (1)

Country Link
TW (1) TWI467645B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI752045B (en) * 2016-07-21 2022-01-11 日商創技股份有限公司 Polishing device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW552656B (en) * 2001-06-27 2003-09-11 Advanced Micro Devices Inc Using scatterometry to develop real time etch image
TW555615B (en) * 2000-04-07 2003-10-01 Cabot Microelectronics Corp Integrated chemical-mechanical polishing
CN100399525C (en) * 2001-06-19 2008-07-02 应用材料有限公司 Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW555615B (en) * 2000-04-07 2003-10-01 Cabot Microelectronics Corp Integrated chemical-mechanical polishing
CN100399525C (en) * 2001-06-19 2008-07-02 应用材料有限公司 Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing
TW552656B (en) * 2001-06-27 2003-09-11 Advanced Micro Devices Inc Using scatterometry to develop real time etch image

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI752045B (en) * 2016-07-21 2022-01-11 日商創技股份有限公司 Polishing device

Also Published As

Publication number Publication date
TW201209901A (en) 2012-03-01

Similar Documents

Publication Publication Date Title
JP5504901B2 (en) Polishing pad shape correction method
TWI383441B (en) Chemical mechanical polish process control for improvement in within-wafer thickness uniformity
US10744616B2 (en) Wafer polishing method and apparatus
TWI446992B (en) Nanotopography control and optimization using feedback from warp data
KR101983395B1 (en) Double-end surface grinding method and double-end surface grinder
TW201900338A (en) Substrate polisher and substrate processing system
CN104428882B (en) Evaluation method and production method for semiconductor wafers
TW200845176A (en) Polishing condition control apparatus and polishing condition control method of CMP apparatus
TW201521957A (en) Polishing method
JP2009246240A (en) Grinding method for grinding back-surface of semiconductor wafer and grinding apparatus for grinding back-surface of semiconductor wafer used in same
JP6222171B2 (en) Sizing device, polishing device, and polishing method
CN103681298A (en) Machining method for high-yield monocrystalline silicon wafer for IGBT
US9457446B2 (en) Methods and systems for use in grind shape control adaptation
US10226852B2 (en) Surface planarization system and method
TWI467645B (en) Chemical mechanical polishing method and system
JP6539467B2 (en) Grinding machine
JP5473818B2 (en) Polishing apparatus and polishing method
JP3311864B2 (en) Method for manufacturing semiconductor device
JP6736728B2 (en) Grinding machine
JP6712841B2 (en) Grinding method
JP7159861B2 (en) Double-headed grinding method
CN102689267A (en) Chemical mechanical lapping method
WO2022077924A1 (en) Lapping control method and apparatus, and storage medium
JP2009033105A (en) Method of manufacturing semiconductor device
CN106002603A (en) Copper grinding method and system