TWI456500B - 用於一異質性電腦系統之超級作業系統 - Google Patents

用於一異質性電腦系統之超級作業系統 Download PDF

Info

Publication number
TWI456500B
TWI456500B TW100143131A TW100143131A TWI456500B TW I456500 B TWI456500 B TW I456500B TW 100143131 A TW100143131 A TW 100143131A TW 100143131 A TW100143131 A TW 100143131A TW I456500 B TWI456500 B TW I456500B
Authority
TW
Taiwan
Prior art keywords
processor
operating system
virtual
high performance
super
Prior art date
Application number
TW100143131A
Other languages
English (en)
Other versions
TW201250595A (en
Inventor
Teng Chang Chang
Original Assignee
Inst Information Industry
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inst Information Industry filed Critical Inst Information Industry
Publication of TW201250595A publication Critical patent/TW201250595A/zh
Application granted granted Critical
Publication of TWI456500B publication Critical patent/TWI456500B/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3293Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023Two dimensional arrays, e.g. mesh, torus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/223Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4406Loading of operating system
    • G06F9/441Multiboot arrangements, i.e. selecting an operating system to be loaded
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061Partitioning or combining of resources
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Power Sources (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)

Claims (18)

  1. 一種超級作業系統,用於該異質性電腦系統以執行一電腦軟體,該異質性電腦系統包含至少一高性能處理器、一處理器支援邏輯單元及一虛擬處理器(hypervisor processor),該處理器支援邏輯單元支援該至少一高性能處理器執行該電腦軟體之任務,該虛擬處理器較該至少一高性能處理器省電,該超級作業系統包含:一用於該至少一高性能處理器之高性能作業系統;一用於該虛擬處理器之虛擬作業系統;以及一異質性虛擬軟體層,位於該高性能處理器及該虛擬處理器之硬體子系統之上,且位於該高性能作業系統及該虛擬作業系統之下,該異質性虛擬軟體層具有一第一部份及一第二部份,該第一部分用以載入該虛擬作業系統,該第二部份用以載入該高性能作業系統;其中,該虛擬處理器在該處理器支援邏輯單元的支援下,執行該虛擬處理器有足夠電力執行之該電腦軟體之任務,並使該至少一高性能處理器處於一省電狀態;該虛擬處理器使該至少一高性能處理器脫離該省電狀態,俾該至少一高性能處理器執行該虛擬處理器未具足夠電力執行之該電腦軟體之任務;或該至少一高性能處理器與該虛擬處理器同步地執行需要全部處理器之電力執行之該電腦軟體之任務。
  2. 如請求項1所述之超級作業系統,其中該高性能作業系統係一x86作業系統。
  3. 如請求項1所述之超級作業系統,其中該虛擬作業系統係一ARM作業系統。
  4. 如請求項1所述之超級作業系統,其中該高性能作業系統及該虛擬作業系統各為一x86作業系統。
  5. 如請求項1所述之超級作業系統,其中該至少一高性能處理器及該虛擬處理器各為一x86處理器,且該至少一高性能處理器及該虛擬處理器被配置於同一半導體晶片上。
  6. 如請求項1所述之超級作業系統,其中各該至少一高性能處理器係一x86處理器,該虛擬處理器係一ARM處理器,且該至少一高性能處理器及該虛擬處理器被配置於同一半導體晶片上。
  7. 一種超級作業系統,用於該異質性電腦系統以執行一電腦軟體,該異質性電腦系統包含至少一高性能處理器、一處理器支援邏輯單元、一虛擬處理器及一橋接邏輯單元,該至少一高性能處理器具有一區域處理器匯流排,該處理器支援邏輯單元支援該至少一高性能處理器執行該電腦軟體之任務,該橋接邏輯單元透過該區域處理器匯流排連接該虛擬處理器及該處理器支援邏輯單元,該虛擬處理器較該至少一高性能處理器省電,該超級作業系統包含:一用於該至少一高性能處理器之高性能作業系統;一用於該虛擬處理器之虛擬作業系統;以及一異質性虛擬軟體層,位於該高性能處理器及該虛擬處理器之硬體子系統之上,且位於該高性能作業系統及該虛擬作業系統之下,該異質性虛擬軟體層具有一第一部份及一第 二部份,該第一部分用以載入該虛擬作業系統,該第二部份用以載入該高性能作業系統;其中,該虛擬處理器在該處理器支援邏輯單元的支援下,執行該虛擬處理器有足夠電力執行之該電腦軟體之任務,並使該至少一高性能處理器處於一省電狀態;該虛擬處理器使該至少一高性能處理器脫離該省電狀態,俾該至少一高性能處理器執行該虛擬處理器未具足夠電力執行之該電腦軟體之任務;或該至少一高性能處理器與該虛擬處理器同步地執行需要全部處理器之電力執行之該電腦軟體之任務。
  8. 如請求項7所述之超級作業系統,其中該高性能作業系統係一x86作業系統。
  9. 如請求項7所述之超級作業系統,其中該虛擬作業系統係一ARM作業系統。
  10. 如請求項7所述之超級作業系統,其中該高性能作業系統及該虛擬作業系統各為一x86作業系統。
  11. 如請求項7所述之超級作業系統,其中該橋接邏輯單元被配置於一獨立的半導體晶片上。
  12. 如請求項7所述之超級作業系統,其中該橋接邏輯單元及該虛擬處理器被配置於同一半導體晶片上。
  13. 如請求項7述之超級作業系統,其中該橋接邏輯單元、該虛擬處理器及該至少一高性能處理器被配置於同一半導體晶片上。
  14. 如請求項11至13其中之任一項所述之超級作業系統,其中 各該至少一高性能處理器係一x86處理器。
  15. 如請求項11至13其中之任一項所述之超級作業系統,其中該虛擬處理器係一ARM處理器。
  16. 一種超級作業系統,用於該異質性電腦系統,以執行一電腦軟體,該異質性電腦系統包含一或多個第一處理器、一處理器支援邏輯單元及一第二處理器,該處理器支援邏輯單元支援該至少一第一處理器執行該電腦軟體之任務,該第二處理器較該一或多個第一處理器省電,該超級作業系統包含:一用於該至少一第一處理器之一高性能作業系統;一用於該第二處理器之虛擬作業系統;以及一異質性虛擬軟體層,位於該至少一第一處理器及該第二處理器之硬體子系統之上,且位於該高性能作業系統及該虛擬作業系統之下,該異質性虛擬軟體層具有一第一部份及一第二部份,該第一部分用以載入該虛擬作業系統,該第二部份用以載入該高性能作業系統;其中,該第二處理器在該處理器支援邏輯單元的支援下,執行該第二處理器有足夠電力執行之該電腦軟體之任務,並使該一或多個第一處理器處於一省電狀態。
  17. 如請求項16所述之超級作業系統,其中該第二處理器與該一或多個第一處理器被配置於不同位置。
  18. 如請求項16所述之超級作業系統,其中該一或多個第一處理器其中一部份之配置位置與該一或多個第一處理器之其餘部份及該第二處理器之配置位置不同。
TW100143131A 2011-06-08 2011-11-24 用於一異質性電腦系統之超級作業系統 TWI456500B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US201161494587P 2011-06-08 2011-06-08

Publications (2)

Publication Number Publication Date
TW201250595A TW201250595A (en) 2012-12-16
TWI456500B true TWI456500B (zh) 2014-10-11

Family

ID=45444284

Family Applications (4)

Application Number Title Priority Date Filing Date
TW100143129A TWI453580B (zh) 2011-06-08 2011-11-24 用於一異質性電腦系統之橋接邏輯裝置
TW100143127A TW201250459A (en) 2011-06-08 2011-11-24 Method of operating a heterogneous computer system
TW100143131A TWI456500B (zh) 2011-06-08 2011-11-24 用於一異質性電腦系統之超級作業系統
TW100143696A TW201250461A (en) 2011-06-08 2011-11-29 Green computing heterogeneous computer system

Family Applications Before (2)

Application Number Title Priority Date Filing Date
TW100143129A TWI453580B (zh) 2011-06-08 2011-11-24 用於一異質性電腦系統之橋接邏輯裝置
TW100143127A TW201250459A (en) 2011-06-08 2011-11-24 Method of operating a heterogneous computer system

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW100143696A TW201250461A (en) 2011-06-08 2011-11-29 Green computing heterogeneous computer system

Country Status (6)

Country Link
US (4) US20120317429A1 (zh)
JP (4) JP2012256306A (zh)
KR (4) KR20120136271A (zh)
CN (4) CN102819292A (zh)
GB (4) GB2491666A (zh)
TW (4) TWI453580B (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10454890B2 (en) * 2005-01-31 2019-10-22 Unisys Corporation Negotiation of security protocols and protocol attributes in secure communications environment
US10423216B2 (en) 2013-03-26 2019-09-24 Via Technologies, Inc. Asymmetric multi-core processor with native switching mechanism
US9996400B2 (en) 2013-05-23 2018-06-12 Renesas Electronics Corporation Multi-CPU system and multi-CPU system scaling method
TWI483103B (zh) * 2013-05-28 2015-05-01 Acer Inc 電源管理方法
JP6552512B2 (ja) * 2013-10-27 2019-07-31 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドAdvanced Micro Devices Incorporated 入出力メモリマップユニット及びノースブリッジ
EP3137981A4 (en) * 2014-04-30 2017-12-06 Hewlett-Packard Development Company, L.P. Multi architecture manager
KR20160054850A (ko) * 2014-11-07 2016-05-17 삼성전자주식회사 다수의 프로세서들을 운용하는 장치 및 방법
JP6285853B2 (ja) * 2014-12-05 2018-02-28 株式会社ソニー・インタラクティブエンタテインメント 情報処理装置および情報処理方法
US20170052799A1 (en) * 2015-08-21 2017-02-23 Microchip Technology Incorporated Integrated Circuit Device With Selectable Processor Core
JP6891680B2 (ja) * 2017-07-12 2021-06-18 富士通株式会社 情報処理装置、情報処理システム、情報処理方法及び情報処理プログラム
CN109213717B (zh) * 2018-08-31 2022-04-05 北京计算机技术及应用研究所 国产飞腾处理器的双桥片架构
EP4009160A1 (en) * 2020-12-07 2022-06-08 F5, Inc. Methods for application deployment across multiple computing domains and devices thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6631474B1 (en) * 1999-12-31 2003-10-07 Intel Corporation System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching
TWI302665B (en) * 2000-05-31 2008-11-01 Ibm Heterogeneous client server method, system and program product for a partitioned processing environment
US20100005474A1 (en) * 2008-02-29 2010-01-07 Eric Sprangle Distribution of tasks among asymmetric processing elements

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6513057B1 (en) * 1996-10-28 2003-01-28 Unisys Corporation Heterogeneous symmetric multi-processing system
US6021484A (en) * 1997-11-14 2000-02-01 Samsung Electronics Co., Ltd. Dual instruction set architecture
US6480952B2 (en) * 1998-05-26 2002-11-12 Advanced Micro Devices, Inc. Emulation coprocessor
JP2000222080A (ja) 1999-01-28 2000-08-11 Canon Inc 情報機器およびpcmciaカード管理方法
US7098899B1 (en) 1999-09-21 2006-08-29 Intel Corporation Dual form low power, instant on and high performance, non-instant on computing device
JP2001290665A (ja) * 2000-04-11 2001-10-19 Nec Software Hokuriku Ltd プロセッサシステム
US20020173344A1 (en) * 2001-03-16 2002-11-21 Cupps Bryan T. Novel personal electronics device
US20030153353A1 (en) * 2001-03-16 2003-08-14 Cupps Bryan T. Novel personal electronics device with simultaneous multi-processor operation
JP2002312335A (ja) 2001-04-10 2002-10-25 Toshiba Corp 非対称型マルチプロセッサ
JP2002312180A (ja) * 2001-04-11 2002-10-25 Hitachi Ltd 動的命令変換機能を有するプロセッサシステム、該プロセッサシステムを備えたコンピュータにて実行されるバイナリートランスレーションプログラム及びそのプロセッサシステムを実装した半導体デバイス
US6920573B2 (en) * 2001-05-23 2005-07-19 Smartpower Corporation Energy-conserving apparatus and operating system having multiple operating functions stored in keep-alive memory
JP2004157865A (ja) 2002-11-07 2004-06-03 Sony Corp マルチプロセッサシステム
JP2004280378A (ja) 2003-03-14 2004-10-07 Handotai Rikougaku Kenkyu Center:Kk 半導体装置
US7093147B2 (en) * 2003-04-25 2006-08-15 Hewlett-Packard Development Company, L.P. Dynamically selecting processor cores for overall power efficiency
US20050132239A1 (en) * 2003-12-16 2005-06-16 Athas William C. Almost-symmetric multiprocessor that supports high-performance and energy-efficient execution
US7152171B2 (en) * 2004-04-28 2006-12-19 Microsoft Corporation Task-oriented processing as an auxiliary to primary computing environments
CN1324430C (zh) * 2004-06-09 2007-07-04 宏碁股份有限公司 电脑系统的电源管理系统及方法
CN100474214C (zh) * 2004-08-05 2009-04-01 松下电器产业株式会社 信息处理装置
US7729900B2 (en) * 2004-09-29 2010-06-01 Microsoft Corporation Method and computer-readable medium for consistent configuration of language support across operating system and application programs
EP1996993B1 (en) * 2006-01-10 2015-03-11 Cupp Computing As Dual mode power-saving computing system
US9015501B2 (en) * 2006-07-13 2015-04-21 International Business Machines Corporation Structure for asymmetrical performance multi-processors
US7987464B2 (en) * 2006-07-25 2011-07-26 International Business Machines Corporation Logical partitioning and virtualization in a heterogeneous architecture
US20080263324A1 (en) * 2006-08-10 2008-10-23 Sehat Sutardja Dynamic core switching
US7676683B2 (en) * 2006-08-24 2010-03-09 Sony Computer Entertainment Inc. Method and system for rebooting a processor in a multi-processor system
US8489862B2 (en) 2007-06-12 2013-07-16 Panasonic Corporation Multiprocessor control apparatus for controlling a plurality of processors sharing a memory and an internal bus and multiprocessor control method and multiprocessor control circuit for performing the same
US8160247B2 (en) * 2007-09-27 2012-04-17 Adobe Systems Incorporated Providing local storage service to applications that run in an application execution environment
US7826841B2 (en) * 2008-02-11 2010-11-02 Wei Lu Open wireless architecture virtualization system for wireless mobile terminal device
JP2009230220A (ja) 2008-03-19 2009-10-08 Fuji Xerox Co Ltd 情報処理装置、及び画像処理装置
US9058483B2 (en) * 2008-05-08 2015-06-16 Google Inc. Method for validating an untrusted native code module
US8510577B2 (en) * 2008-07-28 2013-08-13 Microsoft Corporation Reducing power consumption by offloading applications
US8352952B2 (en) * 2008-12-01 2013-01-08 Citrix Systems, Inc. Systems and methods for facilitating virtualization of a heterogeneous processor pool
US20100169884A1 (en) * 2008-12-31 2010-07-01 Zohar Bogin Injecting transactions to support the virtualization of a physical device controller
US8364857B2 (en) 2009-08-31 2013-01-29 Qualcomm Incorporated Wireless modem with CPU and auxiliary processor that shifts control between processors when in low power state while maintaining communication link to wireless network
JP4644747B1 (ja) * 2009-11-02 2011-03-02 パナソニック株式会社 情報処理装置、制御方法および制御プログラム
US20110113426A1 (en) * 2009-11-09 2011-05-12 Hsiang-Tsung Kung Apparatuses for switching the running of a virtual machine between multiple computer devices belonging to the same computer platform and the associated switching methods
JP5310588B2 (ja) * 2010-02-04 2013-10-09 ブラザー工業株式会社 通信装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6631474B1 (en) * 1999-12-31 2003-10-07 Intel Corporation System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching
TWI302665B (en) * 2000-05-31 2008-11-01 Ibm Heterogeneous client server method, system and program product for a partitioned processing environment
US20100005474A1 (en) * 2008-02-29 2010-01-07 Eric Sprangle Distribution of tasks among asymmetric processing elements

Also Published As

Publication number Publication date
JP5557857B2 (ja) 2014-07-23
GB201119861D0 (en) 2011-12-28
KR20120136276A (ko) 2012-12-18
GB201119875D0 (en) 2011-12-28
JP2012256309A (ja) 2012-12-27
JP2012256308A (ja) 2012-12-27
JP5734211B2 (ja) 2015-06-17
GB2491666A (en) 2012-12-12
KR20120136274A (ko) 2012-12-18
CN102819291A (zh) 2012-12-12
TW201250459A (en) 2012-12-16
GB2491665B (en) 2014-02-26
GB2491665A (en) 2012-12-12
JP2012256310A (ja) 2012-12-27
TWI453580B (zh) 2014-09-21
GB2491915A (en) 2012-12-19
TW201250460A (en) 2012-12-16
KR20120136271A (ko) 2012-12-18
US9383811B2 (en) 2016-07-05
US20120317321A1 (en) 2012-12-13
US9098287B2 (en) 2015-08-04
CN102819312A (zh) 2012-12-12
TW201250461A (en) 2012-12-16
CN102819311A (zh) 2012-12-12
KR101479590B1 (ko) 2015-01-06
CN102819292A (zh) 2012-12-12
GB2491914A (en) 2012-12-19
TW201250595A (en) 2012-12-16
KR20120136275A (ko) 2012-12-18
JP2012256306A (ja) 2012-12-27
US20120317571A1 (en) 2012-12-13
US20120317405A1 (en) 2012-12-13
GB201119865D0 (en) 2011-12-28
CN102819312B (zh) 2016-02-24
US20120317429A1 (en) 2012-12-13
GB201119879D0 (en) 2011-12-28

Similar Documents

Publication Publication Date Title
TWI456500B (zh) 用於一異質性電腦系統之超級作業系統
TWI305883B (en) Method of managing power consumption and the computer apparatus and computing system using the same
Nakajima et al. Optimizing virtual machines using hybrid virtualization
US9164573B2 (en) Controlling an asymmetrical processor
PL2223203T3 (pl) Wykonywanie zmian konfiguracji wirtualnej topologii
CN101051282A (zh) 多操作系统协同工作实现方法
Lanier Exploring the design of the cortex-a15 processor
JP2014525105A5 (zh)
JP2011138506A (ja) コンピュータクラウドへのインタフェースとしての仮想OpenCL装置を利用することによるOpenCLアプリケーションの高速化
JP2014203106A5 (zh)
GB2517333A (en) Restoring from legacy OS environment to UEFI pre-boot environment
WO2011081719A3 (en) Performing mode switching in an unbounded transactional memory (utm) system
JP2019050023A (ja) 装置、方法およびコンピュータ可読記憶媒体
JP2008176699A5 (zh)
CN103617071B (zh) 一种资源独占及排它的提升虚拟机计算能力的方法及装置
GB2489080A (en) Transactional updating in dynamic distributed workloads
BR112023003139A2 (pt) Dispositivo de computador, método de processamento de exceção e método de processamento de interrupção
JP2015088014A5 (zh)
TW201346570A (zh) 技術抽象層
Dong et al. A virtualization solution for BYOD with dynamic platform context switching
TWI512629B (zh) 用於表格驅動之多重被動跳脫平台被動熱管理之設備及方法、計算系統及電腦可讀媒體
JP6478762B2 (ja) 半導体装置及びその制御方法
Bitchebe et al. Extending intel pml for hardware-assisted working set size estimation of vms
JP2014528609A5 (zh)
JP2012181711A5 (zh)